AT94K05AL-25AJI Atmel, AT94K05AL-25AJI Datasheet - Page 98

• Manufacturer Part Number: AT94K05AL-25AJI
• Description: IC FPSLIC 5K GATE 25MHZ 84PLCC
• Manufacturer: Atmel
• Series: FPSLIC®r

Specifications of AT94K05AL-25AJI

• Core Type: 8-bit AVR
• Speed: 25MHz
• Interface: I²C, UART
• Program Sram Bytes: 4K-16K
• Fpga Sram: 2kb
• Data Sram Bytes: 4K ~ 16K
• Fpga Core Cells: 256
• Fpga Gates: 5K
• Fpga Registers: 436
• Voltage - Supply: 3 V ~ 3.6 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 84-PLCC
• For Use With: ATSTK594 - BOARD FPSLIC DAUGHTER FOR STK500
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

98
AT94KAL Series FPSLIC
Table 4-16.
Notes:
In up/down PWM mode, the Timer Overflow Flag, TOV0 or TOV2, is set when the counter
advances from $00. In overflow PWM mode, the Timer Overflow Flag is set as in normal
Timer/Counter mode. Timer Overflow Interrupts 0 and 2 operate exactly as in normal
Timer/Counter mode, i.e. they are executed when TOV0 or TOV2 are set provided that Timer
Overflow Interrupt and global interrupts are enabled. This does also apply to the Timer Output
Compare flag and interrupt.
Asynchronous Status Register – ASSR
• Bit 7..4 - Res: Reserved Bits
These bits are reserved bits in the FPSLIC and are always read as zero.
• Bit 3 - AS2: Asynchronous Timer/Counter2 Mode
When this bit is cleared (zero) Timer/Counter2 is clocked from the internal system clock, CK. If
AS2 is set, the Timer/Counter2 is clocked from the TOSC1 pin. When the value of this bit is
changed the contents of TCNT2, OCR2 and TCCR2 might get corrupted.
• Bit 2 - TCN2UB: Timer/Counter2 Update Busy
When Timer/Counter2 operates asynchronously and TCNT2 is written, this bit becomes set
(one). When TCNT2 has been updated from the temporary storage register, this bit is cleared
(zero) by the hardware. A logic 0 in this bit indicates that TCNT2 is ready to be updated with a
new value.
• Bit 1 - OCR2UB: Output Compare Register2 Update Busy
When Timer/Counter2 operates asynchronously and OCR2 is written, this bit becomes set
(one). When OCR2 has been updated from the temporary storage register, this bit is cleared
(zero) by the hardware. A logic 0 in this bit indicates that OCR2 is ready to be updated with a
new value.
• Bit 0 - TCR2UB: Timer/Counter Control Register2 Update Busy
When Timer/Counter2 operates asynchronously and TCCR2 is written, this bit becomes set
(one). When TCCR2 has been updated from the temporary storage register, this bit is cleared
(zero) by the hardware. A logic 0 in this bit indicates that TCCR2 is ready to be updated with a
new value.
Bit
$26 ($46)
Read/Write
Initial Value
COMn1
1. n overflow PWM mode, this table is only valid for OCRn = $FF
2. n = 0 or 2
1
1
1
1
(2)
PWM Outputs OCRn = $00 or $FF
7
-
R
0
6
-
R
0
COMn0
5
-
R
0
0
0
1
1
(2)
4
-
R
0
(1)
3
AS2
R/W
0
OCRn
$FF
$FF
$00
$00
2
TCN2UB
R
0
(2)
1
OCR2UB
R
0
Output PWMn
0
TCR2UB
R
0
H
H
L
L
1138I–FPSLI–1/08
(2)
ASSR