TMP92xy21FG Toshiba, TMP92xy21FG Datasheet - Page 168

• Manufacturer Part Number: TMP92xy21FG
• Manufacturer: Toshiba

Specifications of TMP92xy21FG

• Package: LQFP144
• Rom Types(m=mask,p=otp, F=flash,e=eeprom): Romless
• Rom Combinations: Romless
• Ram Combinations: 16
• Architecture: 32-bit CISC
• Usb/spi Channels: -
• Uart/sio Channels: 2
• I2c/sio Bus Channels: -
• (s)dram Controller: 1
• Adc 10-bit Channel: 4
• Da Converter: -
• Timer 8-bit Channel: 4
• Timer 16-bit Channel: 1
• Pwm 8-bit Channels: -
• Pwm 16-bit Channels: -
• Cs/wait Controller: 4
• Dual Clock: Y
• Number Of I/o Ports: 82
• Power Supply Voltage(v): 3.0 to 3.6

SIOCLK
TXDCLK
(6) The receiving buffers
(7) Transmission counter
(8) Transmission controller
structure.
register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored
data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to
be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU
reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1.
However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are
received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the
contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2
and SC0CR<RB8> will be preserved.
the most significant bit (MSB) – in 9-bit UART mode.
setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the
value of SC0CR<RB8> is 1.
like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is
generated every 16 SIOCLK clock pulses.
15
To prevent overrun errors, the receiving buffers are arranged in a double buffer
Received data is stored one bit at a time in receiving buffer 1 (which is a shift
SC0CR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or
In 9-bit UART mode the wakeup function for the slave controller is enabled by
SIO interrupt mode is selectable by the register SIMC.
The transmission counter is a 4-bit binary counter used in UART mode and which,
•
•
transmission buffer is output one bit at a time to the TXD0 pin on the rising or
falling edge of the shift clock which is output on the SCLK0 pin, according to the
SC0CR<SCLKS> setting.
transmission buffer is output one bit at a time on the TXD0 pin on the rising or
falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.
transmission starts on the rising edge of the next TXDCLK, generating a
transmission shift clock TXDSFT.
16
In SCLK output mode with the setting SC0CR<IOC> = 0, the data in the
In SCLK input mode with the setting SC0CR<IOC> = 1, the data in the
When transmission data sent from the CPU is written to the transmission buffer,
In I/O interface mode
In UART mode
Figure 3.9.4 Generation of the Transmission Clock
1
2
3
4
5
92CH21-166
6
7
8
9
10
11
12
13
14
15
TMP92CH21
2009-06-19
16
1
2