Z8018233ASG Zilog, Z8018233ASG Datasheet - Page 23

IC 33MHZ STATIC MIMIC 100-LQFP

Z8018233ASG

Manufacturer Part Number
Z8018233ASG
Description
IC 33MHZ STATIC MIMIC 100-LQFP
Manufacturer
Zilog
Datasheet

Specifications of Z8018233ASG

Processor Type
Z180
Features
Smart Peripheral Controller
Speed
33MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
100-LQFP
Processor Series
Z8018xx
Core
Z80
Data Bus Width
8 bit
Program Memory Type
ROMLess
Interface Type
UART
Maximum Clock Frequency
33 MHz
Number Of Programmable I/os
24
Number Of Timers
2
Operating Supply Voltage
4.5 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z8018233ASG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
Z8018233ASG1838
Manufacturer:
Zilog
Quantity:
10 000
Notes:
* The TEMT and THRE bits take on different functions when
† These signals are delayed to HOST when using character
DS971820600
Zilog
TEMT/Double Buffer mode is enabled.
emulation delay.
Error
Error in
RCVR
FIFO
*TEMT
† *THRE
Break
Detect
Framing
Error
Parity
Error
Overrun
Error
†Data
Ready
Description
At least one data byte available
in FIFO with one error
Transmitter empty
Transmitter holding
register is empty
Break occurs when
received data input
is held in logic-0
for longer than a
full word transmission
Received character
did not have a valid
stop bit
Received character
did not have correct
even or odd parity
Overlapping received
characters, thereby
destroying the
previous character
Indicates complete
incoming data has
been received
Table 6. 16550 Line Status Register
PS009801-0301
P R E L I M I N A R Y
How to Set
At least one error in receiver
FIFO
MPU writes a 1
When MPU has
read or emptied
the holding register
MPU writes 1
MPU writes 1
MPU writes 1
MPU makes
two writes
to receiver
buffer register
MPU writes to
RCVR FIFO or
receiver buffer
register
How to Clear
When there are no more
errors
MPU writes a 0
When holding register
is not empty
There is a
PC-side read
of the LSR
There is a
PC-side read
of the LSR
There is a
PC-side read
of the LSR
There is a
PC-side read
of the LSR
Empty Receiver
or Receiver FIFO
Z
ILOG
I
NTELLIGENT
Z80182/Z8L182
P
ERIPHERAL
3-23

Related parts for Z8018233ASG