PIC18F26K80-E/SP Microchip Technology Inc., PIC18F26K80-E/SP Datasheet - Page 232

• Manufacturer Part Number: PIC18F26K80-E/SP
• Description: 28 SPDIP .300IN TUBE, ECAN, 64KB FLASH, 4KB RAM, 16 MIPS, 12-BIT ADC, CTMU
• Manufacturer: Microchip Technology Inc.

Specifications of PIC18F26K80-E/SP

• A/d Inputs: 8-Channel, 12-Bit
• Comparators: 2
• Cpu Speed: 16 MIPS
• Eeprom Memory: 256 Bytes
• Input Output: 24
• Interface: I2C/SPI/UART/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 28-pin SPDIP
• Programmable Memory: 64K Bytes
• Ram Size: 3.6K Bytes
• Speed: 64 MHz
• Temperature Range: –40 to 125 °C
• Timers: 2-8-bit, 3-16-bit
• Voltage, Range: 1.8-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part

PIC18F66K80 FAMILY
16.2
Timer3 can operate in these modes:
• Timer
• Synchronous Counter
• Asynchronous Counter
• Timer with Gated Control
FIGURE 16-1:
DS39977C-page 232
Note 1:
T1CON.SOSCEN
T3CON.SOSCEN
SCS<1:0> = 01
T3G
From TMR4
Match PR4
From Comparator 1
Output
From Comparator 2
Output
Timer3 Operation
2:
3:
4:
T3GSS<1:0>
SOSCGO
SOSCO/SCLKI
ST Buffer is high-speed type when using T3CKI.
Timer3 registers increment on rising edge.
Synchronization does not operate while in Sleep.
The output of SOSC is determined by the SOSCSEL<1:0> Configuration bits.
T3GPOL
SOSCI
T3CKI
Set Flag bit,
TMR3IF, on
Overflow
TIMER3 BLOCK DIAGRAM
00
10
11
01
TMR3ON
T3GTM
TMR3H
SOSC
EN
OUT
TMR3
(1)
T3G_IN
(4)
(2)
D
R
CK
TMR3L
Q
Q
1
0
Preliminary
TMR3CS<1:0>
0
1
T3GGO/T3DONE
Q
Internal
Internal
F
OSC
Clock
Clock
F
OSC
EN
/4
D
external clock from the T3CKI pin (on the rising edge
The operating mode is determined by the clock select
bits, TMR3CSx (T3CON<7:6>). When the TMR3CSx bits
are cleared (= 00 ), Timer3 increments on every internal
instruction cycle (F
Timer3 clock source is the system clock (F
when it is ‘ 10 ’, Timer3 works as a counter from the
after the first falling edge) or the SOSC oscillator.
Single Pulse
Acq. Control
T3CLK
10
01
00
T3GSPM
T3CKPS<1:0>
T3SYNC
Prescaler
1, 2, 4, 8
TMR3ON
0
1
2
0
1
OSC
Internal
F
OSC
Clock
T3GVAL
/4). When TMR3CSx = 01 , the
TMR3GE
/2
 2011 Microchip Technology Inc.
Q1
Synchronized
Synchronize
Interrupt
Clock Input
D
EN
det
det
Sleep Input
Q
(3)
Set
TMR3GIF
Data Bus
RD
T3GCON
OSC
), and