ACS8520T Semtech, ACS8520T Datasheet - Page 22

no-image

ACS8520T

Manufacturer Part Number
ACS8520T
Description
Synchronous Equipment Timing Source (SETS) for Stratum 3/4E/4 and SMC Systems
Manufacturer
Semtech
Datasheet
factors, with more choice given as the bandwidth setting
increases into the frequency regions classified as jitter.
Table 5 shows which damping factors are available for
selection at the different bandwidth settings, and what
the corresponding jitter transfer approximate gain peak
will be.
Table 5 Available Damping Factors for different DPLL
Bandwidths, and associated Jitter Peak Values
Local Oscillator Clock
The Master system clock on the ACS8520 should be
provided by an external clock oscillator of frequency
12.800 MHz. The clock specification is important for
meeting the ITU/ETSI and Telcordia performance
requirements for Holdover mode. ITU and ETSI
specifications permit a combined drift characteristic, at
constant temperature, of all non-temperature-related
parameters, of up to 10 ppb per day. The same
specifications allow a drift of 1 ppm over a temperature
range of 0 to +70°C.
Revision 3.02/October 2005 © Semtech Corp.
ADVANCED COMMUNICATIONS
0.1 Hz to 4 Hz
8 Hz
18 Hz
35 Hz
70 Hz
Bandwidth
1, 2, 3, 4, 5
1
2, 3, 4, 5
1
2
3, 4, 5
1
2
3
4, 5
1
2
3
4
5
Reg. 6B [2:0]
5
2.5
5
1.2
2.5
5
1.2
2.5
5
10
1.2
2.5
5
10
20
Factor selected
Damping
0.1
0.2
0.1
0.4
0.2
0.1
0.4
0.2
0.1
0.06
0.4
0.2
0.1
0.06
0.03
Gain Peak/ dB
FINAL
Page 22
Table 6 ITU and ETSI Specification
Telcordia specifications are somewhat tighter, requiring a
non-temperature-related drift of less than 40 ppb per day
and a drift of 280 ppb over the temperature range 0 to
+50°C. Please contact Semtech for information on crystal
oscillator suppliers
Table 7 Telcordia GR-1244 CORE Specification
Crystal Frequency Calibration
The absolute crystal frequency accuracy is less important
than the stability since any frequency offset can be
compensated by adjustment of register values in the IC.
This allows for calibration and compensation of any
crystal frequency variation away from its nominal value.
±50 ppm adjustment would be sufficient to cope with
most crystals, in fact the range is an order of magnitude
larger due to the use of two 8-bit register locations. The
setting of the conf_nominal_frequency register allows for
this adjustment. An increase in the register value
increases the output frequencies by 0.0196229 ppm for
each LSB step.
The default register value (in decimal) = 39321
(9999 hex) = 0 ppm offset. The minimum to maximum
offset range of the register is 0 to 65535 dec, giving an
adjustment range of -771 ppm to +514 ppm of the output
frequencies, in 0.0196229 ppm steps.
Example: If the crystal was oscillating at 12.800 MHz +
5 ppm, then the calibration value in the register to give a
- 5 ppm adjustment in output frequencies to compensate
for the crystal inaccuracy, would be:
39321 - (5/0.0196229) = 39066 (dec) = 989A (hex).
Tolerance
Drift
(Frequency Drift
over supply
voltage range of
+2.7 V to +3.3 V)
Tolerance
Drift
(Frequency Drift
over supply
voltage range of
+2.7 V to +3.3 V)
Parameter
Parameter
±4.6 ppm over 20 year lifetime
±4.6 ppm over 20 year lifetime
±0.05 ppm/15 seconds @ constant temp.
±0.01 ppm/day @ constant temp.
±1 ppm over temp. range 0 to +70°C
±0.05 ppm/15 seconds @ constant temp.
±0.04 ppm/15 seconds @ constant temp.
±0.28 ppm/over temp. range 0 to +50°C
ACS8520 SETS
Value
Value
DATASHEET
www.semtech.com

Related parts for ACS8520T