ACS8520T Semtech, ACS8520T Datasheet - Page 55

• Manufacturer Part Number: ACS8520T
• Description: Synchronous Equipment Timing Source (SETS) for Stratum 3/4E/4 and SMC Systems
• Manufacturer: Semtech

Table 30 Register Map (cont...)
Revision 3.02/October 2005 © Semtech Corp.
ADVANCED COMMUNICATIONS
RO = Read Only
R/W = Read/Write
cnfg_input_mode
(Bit 1 RO, otherwise R/W)
cnfg_T4_path (R/W)
cnfg_differential_inputs (R/W)
cnfg_uPsel_pins (RO)
cnfg_dig_outputs_sonsdh (R/W)
cnfg_digtial_frequencies (R/W)
cnfg_differential_outputs (R/W)
cnfg_auto_bw_sel (R/W)
cnfg_nominal_frequency
(R/W)
cnfg_holdover_frequency
(R/W)
cnfg_holdover_modes (R/W)
cnfg_DPLL_freq_limit (R/W) [7:0] 41 76
cnfg_interrupt_mask (R/W) [7:0] 43 00 I8 interrupt not
cnfg_freq_divn (R/W)
cnfg_monitors (R/W)
cnfg_freq_mon_threshold (R/W)
cnfg_current_freq_mon_
threshold (R/W)
cnfg_registers_source_select
(R/W)
sts_freq_measurement (R/W)
cnfg_DPLL_soft_limit (R/W)
cnfg_upper_threshold_0 (R/W)
cnfg_lower_threshold_0 (R/W)
cnfg_bucket_size_0 (R/W)
cnfg_decay_rate_0 (R/W)
cnfg_upper_threshold_1 (R/W)
cnfg_lower_threshold_1 (R/W)
cnfg_bucket_size_1 (R/W)
cnfg_decay_rate_1 (R/W)
cnfg_upper_threshold_2 (R/W)
cnfg_lower_threshold_2 (R/W)
cnfg_bucket_size_2 (R/W)
cnfg_decay_rate_2 (R/W)
cnfg_upper_threshold_3 (R/W)
cnfg_lower_threshold_3 (R/W)
cnfg_bucket_size_3 (R/W)
cnfg_decay_rate_3 (R/W)
Register Name
[23:16] 45 00 Sync_ip_
[15:8] 3D 99
[15:8] 3F
[15:8] 44 00 Operating_
[13:8] 47 3F
[7:0] 3C 99
[7:0] 3E
[9:8] 42 00
[7:0] 46 FF
52 08
53 01
56 08
57 01
5A
5B 01
5E
5F
34 C2 auto_extsync_
35 40 lock_T4_to_T0 T4_dig_
36 02
37 02
38 1F
39 08
3A
3B FB
40 88 auto_
48 05 freq_mon_clk
49 23
4A
4B 00
4C 00
4D 8E
50 06
51 04
54 06
55 04
58 06
59 04
5C 06
5D 04
C6
00
00
23
08
08
01
en
auto_BW_sel
averaging
masked
mode interrupt
not masked
alarm interrupt
not masked
Freq limit
Phase loss
enable
7 (MSB)
digital2_frequency
current_soft_frequency_alarm_threshold [3:0]
soft_frequency_alarm_threshold [3:0]
phalarm_
timeout
feedback
dig2_sonsdh
fast_averaging read_average
I7 interrupt not
masked
Main_ref_
failed interrupt
not masked
T4_status
interrupt not
masked
los_flag_
on_ TDO
6
XO_ edge
dig1_sonsdh
I6 interrupt not
masked
I14 interrupt
not masked
ultra_fast_
switch
FINAL
Page 55
5
digital1_frequency
Configuration 0: Activity alarm reset threshold [7:0]
Configuration 1: Activity alarm reset threshold [7:0]
Configuration 2: Activity alarm reset threshold [7:0]
Configuration 3: Activity alarm reset threshold [7:0]
Configuration 0: Activity alarm set threshold [7:0]
Configuration 1: Activity alarm set threshold [7:0]
Configuration 2: Activity alarm set threshold [7:0]
Configuration 3: Activity alarm set threshold [7:0]
Configuration 0: Activity alarm bucket size [7:0]
Configuration 1: Activity alarm bucket size [7:0]
Configuration 2: Activity alarm bucket size [7:0]
Configuration 3: Activity alarm bucket size [7:0]
DPLL Frequency Soft Alarm Limit [6:0] Resolution = 0.628 ppm
man_holdover
T4_op_
from_T0
DPLL frequency offset limit [7:0]
I5 interrupt not
masked
I13 interrupt
not masked
T4_inputs_
failed interrupt
not masked
ext_switch
T4_T0_select
freq_measurement_value [7:0]
Holdover frequency [15:8]
Nominal frequency [15:8]
Holdover frequency [7:0]
Nominal frequency [7:0]
mini_holdover_mode
4
divn_value [7:0]
Data Bit
extsync_en
T0_lim_int
I4 interrupt not
masked
I12 interrupt
not masked
AMI2_Viol
interrupt not
masked
PBO_freeze
3
divn_value [13:8]
T07_PECL_LVDS
current_hard_frequency_alarm_threshold [3:0]
frequency_measurement_channel_select [3:0]
hard_frequency_alarm_threshold [3:0]
ip_sonsdhb
I3 interrupt not
masked
I11 interrupt
not masked
AMI2_LOS
interrupt not
masked
PBO_en
T4_forced_reference_source
ACS8520 SETS
2
(with Registers 3E and 3F above)
Holdover frequency [18:16]
Microprocessor type
master_slaveb reversion_
I6_PECL
DPLL frequency offset limit [9:8]
I2 interrupt not
masked
I10 interrupt
not masked
AMI1_Viol
interrupt not
masked
freq_monitor_
soft_enable
Cfg 0:decay_rate [1:0]
Cfg 1:decay_rate [1:0]
Cfg 2:decay_rate [1:0]
Cfg 3:decay_rate [1:0]
1
T06_LVDS_PECL
DATASHEET
www.semtech.com
mode
I5_LVDS
I1 interrupt not
masked
I9 interrupt not
masked
AMI1_LOS
interrupt not
masked
freq_monitor_
hard_enable
0 (LSB)