M30624FGAFP#U3 Renesas Electronics America, M30624FGAFP#U3 Datasheet - Page 233

IC M16C MCU FLASH 100QFP

M30624FGAFP#U3

Manufacturer Part Number
M30624FGAFP#U3
Description
IC M16C MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheets

Specifications of M30624FGAFP#U3

Core Processor
M16C/60
Core Size
16-Bit
Speed
16MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, PWM, WDT
Number Of I /o
85
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
20K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
For Use With
867-1000 - KIT QUICK START RENESAS 62PM3062PT3-CPE-3 - EMULATOR COMPACT M16C/62P/30P
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP
Manufacturer:
MITSUBIS
Quantity:
1
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP
Manufacturer:
RENESAS
Quantity:
20 000
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP#D3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGAFP#U3M30624FGAFP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M30624FGAFP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
CPU Rewrite Mode (Flash Memory Version)
230
Table 1.26.2. Definition of each bit in status register
Each bit of
SR7 (bit7)
SR6 (bit6)
SR5 (bit5)
SR4 (bit4)
SR3 (bit3)
SR2 (bit2)
SR1 (bit1)
SR0 (bit0)
Program status (SR4)
Block status after program (SR3)
SRD
The program status informs the operating status of auto write operation to the CPU. When a write
error occurs, it is set to “1”.
The program status is reset to “0” when cleared.
When an erase command is in error (which occurs if the command entered after the block erase
command (20
(SR5) are set to “1”.
When the program status or erase status = “1”, only the following flash commands will be accepted:
Read Array, Read Status Register, and Clear Status Register.
Also, in one of the following cases, both SR4 and SR5 are set to “1” (command sequence error):
If excessive data is written (phenomenon whereby the memory cell becomes depressed which results
in data not being read correctly), “1” is set for the program status after-program at the end of the page
write operation. In other words, when writing ends successfully, “80
“90
(1) When the valid command is not entered correctly
(2) When the data entered in the second bus cycle of lock bit program (77
16
(20
entered, read array is assumed and the command that has been set up in the first bus cycle is
canceled.
” is output; and when excessive data is written, “88
16
/D0
Reserved
Block status after program
Reserved
Reserved
Reserved
Write state machine (WSM) status
Erase status
Program status
16
16
) is not the confirmation command (D0
), or erase all unlock blocks (A7
Status name
16
/D0
Terminated in error
Terminated in error
Terminated in error
16
16
) is not the D0
16
), both the program status and erase status
” is output.
Ready
"1"
-
-
-
-
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
16
Definition
16
” is output; when writing fails,
or FF
Terminated normally
Terminated normally
Terminated normally
16
16
. However, if FF
M16C / 62A Group
/D0
Mitsubishi microcomputers
Busy
"0"
16
-
-
-
-
), block erase
16
is

Related parts for M30624FGAFP#U3