AT91SAM9261-CJ-999 Atmel, AT91SAM9261-CJ-999 Datasheet - Page 625

no-image

AT91SAM9261-CJ-999

Manufacturer Part Number
AT91SAM9261-CJ-999
Description
IC MCU ARM9 ULTRA LP 217LFBGA
Manufacturer
Atmel
Series
AT91SAMr
Datasheet

Specifications of AT91SAM9261-CJ-999

Core Processor
ARM9
Core Size
16/32-Bit
Speed
190MHz
Connectivity
EBI/EMI, I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
DMA, LCD, POR, PWM, WDT
Number Of I /o
96
Program Memory Size
32KB (32K x 8)
Program Memory Type
ROM
Ram Size
192K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
217-LFBGA
For Use With
AT91SAM9261-EK - KIT EVAL FOR AT91SAM926EJ-SAT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM9261-CJ-999
Manufacturer:
Atmel
Quantity:
10 000
6062M–ATARM–23-Mar-09
The LCDVSYNC is asserted once per frame. This signal is asserted to cause the LCD's line
pointer to start over at the top of the display. The timing of this signal depends on the type of
LCD: STN or TFT LCD.
In STN mode, the high phase corresponds to the complete first line of the frame. In STN mode,
this signal is synchronized with the first active LCDDOTCK rising edge in a line.
In TFT mode, the high phase of this signal starts at the beginning of the first line. The following
timing parameters can be selected:
There are two other parameters to configure in this module, the HOZVAL and the LINEVAL
fields of the LCDFRMCFG:
Figure
SYNC and LCDVSYNC signals:
• Vertical Pulse Width (VPW): LCDVSYNC pulse width is configurable in VPW field of the
• Vertical Back Porch: Number of inactive lines at the beginning of the frame is configurable in
• Vertical Front Porch: Number of inactive lines at the end of the frame is configurable in VFP
• HOZVAL configures the number of active LCDDOTCK cycles in each line. The number of
• LINEVAL configures the number of active lines per frame. This number is equal to
LCDTIM1 register. The pulse width is equal to (VPW+1) lines.
VBP field of LCDTIM1 register. The number of inactive lines is equal to VBP. This field should
be programmed with 0 in STN Mode.
field of LCDTIM2 register. The number of inactive lines is equal to VFP. This field should be
programmed with 0 in STN mode.
active cycles in each line is equal to (HOZVAL+1) cycles. The minimum value of this
parameter is 1.
(LINEVAL+1) lines. The minimum value of this parameter is 1.
38-3,
Figure 38-4
and
Figure 38-5
show the timing of LCDDOTCK, LCDDEN, LCDH-
AT91SAM9261 Preliminary
625

Related parts for AT91SAM9261-CJ-999