Z32AN00NW200SG Zilog, Z32AN00NW200SG Datasheet - Page 152
Z32AN00NW200SG
Manufacturer Part Number
Z32AN00NW200SG
Description
IC ARM922T MCU 200MHZ 256-BGA
Manufacturer
Zilog
Series
Encore!® 32r
Datasheet
1.Z32AN00NW200SG.pdf
(196 pages)
Specifications of Z32AN00NW200SG
Core Processor
ARM9
Core Size
16/32-Bit
Speed
200MHz
Connectivity
EBI/EMI, IrDA, SmartCard, SPI, UART/USART, USB OTG
Peripherals
DMA, LCD, Magnetic Card Reader, POR, PWM, WDT
Number Of I /o
76
Program Memory Type
ROMless
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
1.71 V ~ 3.6 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
256-LBGA
For Use With
269-4713 - KIT DEV ENCORE 32 SERIES
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Other names
269-4717
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 152 of 196
- Download datasheet (4Mb)
Z32AN Series Data Sheet
17.5.2.7
DS0200-003
31:08
Offset 010h – UARTx_MCR – UART Modem Control Registers
Bits
07
06
05
04
03
02
01
00
Type
RW
RW
RO
RO
RO
RO
RO
RO
RO
Reset
0
0
0
0
0
0
0
0
0
Description
Reserved
UART Disable (UDISABLE): When set, UART FIFOs, state machines and status bits
are cleared. Setting this bit prior to updating control register settings ensures corrupted
characters will not be sent/received while updating control or baud rate settings.
Polarity (POLARITY): When set, invert polarity of TxD and RxD.
Multi-drop Mode (MDM): When set, multi-drop mode is enabled.
Loop Back Mode (LOOP): When set, Loop Back mode is enabled. Receive data is
disconnected connected to internal transmit data. The modem status input ports are
disconnected and the four bits of the modem control register are connected as modem
status inputs. The two modem control output ports (RTS and DTR) are set to their
inactive state.
Out 2 (OUT2): In loop back mode, this bit is connected to UARTx_MSR.DCD.
Out 1 (OUT1): In loop back mode, this bit is connected to UARTx_MSR.RI.
Request to Sent (RTS): In Normal operation, the RTS output port is the inverse of
this bit. In LOOP BACK mode, this bit is connected to the CTS bit in the UART Status
Register.
Data Terminal Ready (DTR): In Normal operation, the DTR output port is the
inverse of this bit. In LOOP BACK mode, this bit is connected to the DSR bit in the UART
Status Register.
Page 139
Related parts for Z32AN00NW200SG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet: