MC68HC711E20CFN2 Freescale Semiconductor, MC68HC711E20CFN2 Datasheet - Page 190

no-image

MC68HC711E20CFN2

Manufacturer Part Number
MC68HC711E20CFN2
Description
IC MCU 20K 2MHZ OTP 52-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheets

Specifications of MC68HC711E20CFN2

Core Processor
HC11
Core Size
8-Bit
Speed
2MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
38
Program Memory Size
20KB (20K x 8)
Program Memory Type
OTP
Eeprom Size
512 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711E20CFN2
Manufacturer:
VISHAY
Quantity:
10 000
Part Number:
MC68HC711E20CFN2
Manufacturer:
FREESCAL
Quantity:
276
Part Number:
MC68HC711E20CFN2
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC711E20CFN2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC711E20CFN2
Manufacturer:
FREESCALE
Quantity:
20 000
Timing System
9.5.2 Timer Compare Force Register
Technical Data
190
Address:
The CFORC register allows forced early compares. FOC[1:5]
correspond to the five output compares. These bits are set for each
output compare that is to be forced. The action taken as a result of a
forced compare is the same as if there were a match between the OCx
register and the free-running counter, except that the corresponding
interrupt status flag bits are not set. The forced channels trigger their
programmed pin actions to occur at the next timer count transition after
the write to CFORC.
The CFORC bits should not be used on an output compare function that
is programmed to toggle its output on a successful compare because a
normal compare that occurs immediately before or after the force can
result in an undesirable operation.
FOC[1:5] — Force Output Comparison Bit
Bits [2:0] — Unimplemented
Reset:
Read:
Write:
When the FOC bit associated with an output compare circuit is set,
the output compare circuit immediately performs the action it is
programmed to do when an output match occurs.
Always read 0
0 = Not affected
1 = Output x action occurs
Figure 9-12. Timer Compare Force Register (CFORC)
$100B
FOC1
Bit 7
0
= Unimplemented
FOC2
Timing System
6
0
FOC3
5
0
FOC4
4
0
FOC5
3
0
M68HC11E Family — Rev. 3.2
2
0
1
0
MOTOROLA
Bit 0
0

Related parts for MC68HC711E20CFN2