EP1S20F780I6N Altera, EP1S20F780I6N Datasheet - Page 508
EP1S20F780I6N
Manufacturer Part Number
EP1S20F780I6N
Description
IC STRATIX FPGA 20K LE 780-FBGA
Manufacturer
Altera
Series
Stratix®r
Specifications of EP1S20F780I6N
Number Of Logic Elements/cells
18460
Number Of Labs/clbs
1846
Total Ram Bits
1669248
Number Of I /o
586
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
18460
# I/os (max)
586
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
18460
Ram Bits
1669248
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1S20F780I6N
Manufacturer:
ALTERA
Quantity:
3 000
- Current page: 508 of 864
- Download datasheet (11Mb)
Notes to
(1)
(2)
Output t
t
t
f
(LVDS,LVPECL, HyperTransport
technology)
f
DUTY
LOCK
HSCLK
HSCLK
Table 5–7. High-Speed I/O Specifications for Flip-Chip Packages (Part 3 of 3)
Table 5–8. High-Speed I/O Specifications for Wire-Bond Packages (Part 1 of 3)
When J = 4, 7, 8, and 10, the SERDES block is used.
When J = 2 or J = 1, the SERDES is bypassed.
Symbol
(Clock frequency)
= f
FALL
Table
HSDR
Symbol
/ W
5–7:
LVDS
HyperTransport
technology
LVPECL
PCML
LVDS (J = 2 through
10)
LVDS (J =1) and
LVPECL, PCML,
HyperTransport
technology
All
Conditions
W = 4 to 30 (Serdes used)
W = 2 (Serdes bypass)
W = 2 (Serdes used)
W = 1 (Serdes bypass)
W = 1 (Serdes used)
47.5
Min
110
105
80
90
45
-5 Speed Grade
Conditions
Typ
110
170
130
140
50
50
Max
52.5
120
200
160
175
100
55
47.5
Min
110
105
80
90
45
-6 Speed Grade
Min
150
100
300
50
10
-6 Speed Grade
110
170
130
140
Typ
50
50
Typ
Notes
Max
52.5
120
200
160
175
100
55
(1),
Max
156
231
312
311
624
47.5
Min
110
100
110
(2)
80
45
-7 Speed Grade
Min
150
100
300
10
50
-7 Speed Grade
110
170
135
145
Typ
50
50
Typ
Max
52.5
120
200
160
175
100
55
115.5
Max
231
231
270
462
47.5
Min
110
100
110
80
45
-8 Speed Grade
Min
150
100
300
10
50
-8 Speed Grade
Typ
110
170
135
145
50
50
Typ
Max
52.5
120
200
160
175
100
55
115.5 MHz
Max
231
231
270
462
Unit
ps
ps
ps
ps
%
%
MHz
MHz
MHz
MHz
Unit
s
Related parts for EP1S20F780I6N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: