HD64F2636UF20 Renesas Electronics America, HD64F2636UF20 Datasheet - Page 823

• Manufacturer Part Number: HD64F2636UF20
• Description: IC H8S MCU FLASH 128K 128QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2600r

Specifications of HD64F2636UF20

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: CAN, SCI, SmartCard
• Peripherals: Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 72
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 128-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

H8S/2639, H8S/2638, H8S/2636,
Section 21A ROM
H8S/2630, H8S/2635 Group
(H8S/2636 Group)
21A.9.1
Program Mode
When writing data or programs to flash memory, the program/program-verify flowchart shown in
figure 21A-12 should be followed. Performing programming operations according to this
flowchart will enable data or programs to be written to flash memory without subjecting the
device to voltage stress or sacrificing program data reliability. Programming should be carried out
128 bytes at a time.
The wait times after bits are set or cleared in the flash memory control register 1 (FLMCR1) and
the maximum number of programming operations (N) are shown in table 24-10 in section 24.1.7,
Flash Memory Characteristics.
Following the elapse of (t
) µs or more after the SWE bit is set to 1 in FLMCR1, 128-byte data
sswe
is written consecutively to the write addresses. The lower 8 bits of the first address written to must
be H'00 and H'80, 128 consecutive byte data transfers are performed. The program address and
program data are latched in the flash memory. A 128-byte data transfer must be performed even if
writing fewer than 128 bytes; in this case, H'FF data must be written to the extra addresses.
Next, the watchdog timer (WDT) is set to prevent overprogramming due to program runaway, etc.
Set a value greater than (t
+ t
+ t
+ t
) µs as the WDT overflow period. Preparation for
spsu
sp
cp
cpsu
entering program mode (program setup) is performed next by setting the PSU bit in FLMCR1. The
operating mode is then switched to program mode by setting the P bit in FLMCR1 after the elapse
of at least (t
) µs. The time during which the P bit is set is the flash memory programming time.
spsu
Make a program setting so that the time for one programming operation is within the range of
(t
) µs.
sp
The wait time after P bit setting must be changed according to the degree of progress through the
programming operation. For details see “Notes on Program/Program-Verify Procedure.”
REJ09B0103-0800 Rev. 8.00
Page 773 of 1458
May 28, 2010