73S1210F-68IM/F Maxim Integrated Products, 73S1210F-68IM/F Datasheet - Page 65

no-image

73S1210F-68IM/F

Manufacturer Part Number
73S1210F-68IM/F
Description
IC SMART CARD READER 68-QFN
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of 73S1210F-68IM/F

Core Processor
80515
Core Size
8-Bit
Speed
24MHz
Connectivity
I²C, SmartCard, UART/USART
Peripherals
LED, POR, WDT
Number Of I /o
8
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 6.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
73S1210F-68IM/F
Manufacturer:
TERIDIAN
Quantity:
7 728
DS_1210F_001
Keypad Scan Time Register (KSCAN): 0xD3  0x00
This register contains the values of scanning time and debouncing time.
Keypad Control/Status Register (KSTAT): 0xD4  0x00
This register is used to control the hardware keypad scanning and detection capabilities, as well as the
keypad interrupt control and status.
Rev. 1.4
KSCAN.7
KSCAN.6
KSCAN.5
KSCAN.4
KSCAN.3
KSCAN.2
KSCAN.1
KSCAN.0
KSTAT.7
KSTAT.6
KSTAT.5
KSTAT.4
KSTAT.3
KSTAT.2
KSTAT.1
KSTAT.0
MSB
DBTIME.5 DBTIME.4 DBTIME.3 DBTIME.2 DBTIME.1 DBTIME.0 SCTIME.1 SCTIME.0
Bit
Bit
MSB
DBTIME.5
DBTIME.4
DBTIME.3
DBTIME.2
DBTIME.1
DBTIME.0
SCTIME.1
SCTIME.0
HWSCEN
KEYDET
KYDTEN
KEYCLK
Symbol
Symbol
Debounce time in 4ms increments. 1 = 4ms de-bounce time, 0x3F =
252ms, 0x00 = 256ms. Key presses and key releases are debounced by
this amount of time.
Scan time in ms. 01 = 1ms, 02 = 2ms, 00 = 3ms, 00 = 4ms. Time between
checking each key during keypad scanning.
The current state of the keyboard clock can be read from this bit.
Hardware Scan Enable – When set, the hardware will perform automatic
key scanning. When cleared, the firmware must perform the key scanning
manually (bypass mode).
Key Detect – When HWSCEN = 1, this bit is set causing an interrupt that
indicates a valid key press was detected and the key location can be read
from the Keypad Column and Row registers. When HWSCEN = 0, this bit
is an interrupt which indicates a falling edge on any Row input if all Row
inputs had been high previously (note: multiple Key Detect interrupts may
occur in this case due to the keypad switch bouncing). In all cases, this bit
is cleared when read. When HWSCEN = 0 and the keypad interface 1kHz
clock is disabled, a key press will still set this bit and cause an interrupt.
Key Detect Enable – When set, the KEYDET bit can cause an interrupt and
when cleared the KEYDET cannot cause an interrupt. KEYDET can still
get set even if the interrupt is not enabled.
Table 66: The KSCAN Register
Table 67: The KSTAT Register
KEYCLK HWSCEN KEYDET
Function
Function
73S1210F Data Sheet
KYDTEN
LSB
LSB
65

Related parts for 73S1210F-68IM/F