PIC18F26K80-I/SO Microchip Technology, PIC18F26K80-I/SO Datasheet - Page 195

no-image

PIC18F26K80-I/SO

Manufacturer Part Number
PIC18F26K80-I/SO
Description
MCU PIC 64KB FLASH 28SOIC
Manufacturer
Microchip Technology
Series
PIC® XLP™ 18Fr
Datasheet

Specifications of PIC18F26K80-I/SO

Core Size
8-Bit
Program Memory Size
64KB (32K x 16)
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Core Processor
PIC
Speed
64MHz
Connectivity
ECAN, I²C, LIN, SPI, UART/USART
Number Of I /o
24
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
3.6K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (0.300", 7.50mm Width)
Controller Family/series
PIC18
Ram Memory Size
4KB
Cpu Speed
16MIPS
No. Of Pwm Channels
5
Embedded Interface Type
I2C, SPI, USART
Processor Series
PIC18F26K80
Core
PIC
Data Bus Width
8 bit
Data Ram Size
1 KB
Interface Type
I2C, SPI, USART
Maximum Clock Frequency
64 MHz
Number Of Programmable I/os
24
Number Of Timers
5
Operating Supply Voltage
1.8 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F26K80-I/SO
Manufacturer:
Microchip Technology
Quantity:
135
Part Number:
PIC18F26K80-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F26K80-I/SO
0
11.7
PORTF is an 8-bit wide, bidirectional port. The
corresponding Data Direction and Output Latch registers
are TRISF and LATF. All pins on PORTF are
implemented with Schmitt Trigger input buffers. Each pin
is individually configurable as an input or output.
Each of the PORTF pins has a weak internal pull-up. A
single control bit can turn off all the pull-ups. This is
done by clearing bit, RFPU (PADCFG1<5>). The weak
pull-up is automatically turned off when the port pin is
configured as an output. The pull-ups are disabled on
any device Reset.
TABLE 11-11:
TABLE 11-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF
 2011 Microchip Technology Inc.
RF0/MDMIN
RF1
RF2/MDCIN1
RF3
RF4/MDCIN2
RF5
RF6/MDOUT
RF7
Legend:
PORTF
LATF
TRISF
PADCFG1
Legend: — = unimplemented, read as ‘ 0 ’. Shaded cells are not used by PORTF.
Note 1:
Note:
Name
Pin Name
PORTF, LATF and TRISF Registers
O = Output, I = Input, ANA = Analog Signal, DIG = CMOS Output, ST = Schmitt Trigger Buffer Input,
x = Don’t care (TRIS bit does not affect port direction or is overridden for this option)
Unimplemented on 28-pin devices; read as ‘ 0 ’.
PORTF is only available on 64-pin devices.
TRISF7
LATF7
RDPU
PORTF FUNCTIONS
Bit 7
Function
RF7
MDCIN1
MDCIN2
MDOUT
MDMIN
RF0
RF1
RF2
RF3
RF4
RF5
RF6
RF7
Setting
TRISF6
LATF6
REPU
TRIS
Bit 6
RF6
0
1
1
0
1
0
1
1
0
1
0
1
1
0
1
0
1
0
0
1
I/O
O
O
O
O
O
O
O
O
O
I
I
I
I
I
I
I
I
I
I
I
(LEGEND:)
RFPU
TRISF5
LATF5
Bit 5
RF5
I/O Type
DIG
DIG
DIG
DIG
DIG
DIG
DIG
DIG
DIG
ST
ST
ST
ST
ST
ST
ST
ST
ST
ST
ST
(1)
Preliminary
LATF<0> data output.
PORTF<0> data input.
Modulator source input.
LATF<1> data output.
PORTF<1> data input.
LATF<2> data output.
PORTF<2> data input.
Modulator Carrier Input 1.
LATF<3> data output.
PORTF<3> data input.
LATF<4> data output.
PORTF<4> data input.
Modulator Carrier Input 2.
LATF<5> data output.
PORTF<5> data input.
LATF<6> data output.
PORTF<6> data input.
Modulator output.
LATF<7> data output.
PORTF<7> data input.
RGPU
TRISF4
LATF4
Bit 4
RF4
PIC18F66K80 FAMILY
(1)
EXAMPLE 11-6:
CLRF
CLRF
MOVLW
MOVWF
Note:
TRISF3
Bit 3
RF3
PORTF
LATF
0CEh
TRISF
On device Resets, pins, RF<7:1>, are
configured as analog inputs and are read
as ‘ 0 ’.
Description
TRISF2
LATF2
; Initialize PORTF by
; clearing output
; data latches
; Alternate method
; to clear output
; data latches
; Value used to
; initialize data
; direction
; Set RF3:RF1 as inputs
; RF5:RF4 as outputs
; RF7:RF6 as inputs
Bit 2
RF2
INITIALIZING PORTF
TRISF1
LATF1
Bit 1
RF1
DS39977C-page 195
CTMUDS
TRISF0
LATF0
Bit 0
RF0

Related parts for PIC18F26K80-I/SO