LPC2458FET180,551 NXP Semiconductors, LPC2458FET180,551 Datasheet - Page 787
LPC2458FET180,551
Manufacturer Part Number
LPC2458FET180,551
Description
IC ARM7 MCU FLASH 512K 180TFBGA
Manufacturer
NXP Semiconductors
Series
LPC2400r
Specifications of LPC2458FET180,551
Core Processor
ARM7
Core Size
16/32-Bit
Speed
72MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, Microwire, MMC, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
136
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
98K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
180-TFBGA
Processor Series
LPC24
Core
ARM7TDMI-S
Data Bus Width
32 bit
Data Ram Size
98 KB
Interface Type
CAN, Ethernet, I2C, I2S, IrDA, SPI, SSP, UART, USB
Maximum Clock Frequency
72 MHz
Number Of Programmable I/os
136
Number Of Timers
4
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2, SAB-TFBGA180
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
On-chip Dac
10 bit, 1 Channel
Package
180TFBGA
Device Core
ARM7TDMI-S
Family Name
LPC2000
Maximum Speed
72 MHz
For Use With
622-1023 - BOARD SCKT ADAPTER FOR TFBGA180622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Details
Other names
568-4258
935282454551
LPC2458FET180-S
935282454551
LPC2458FET180-S
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC2458FET180,551
Manufacturer:
MICROCHIP
Quantity:
1 103
Company:
Part Number:
LPC2458FET180,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
- Current page: 787 of 792
- Download datasheet (5Mb)
NXP Semiconductors
6.7
6.8
6.9
6.10
Chapter 22: LPC24XX I
1
2
3
4
5
6
6.1
6.2
6.3
6.4
7
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
7.9
8
8.1
8.2
8.3
8.4
8.5
8.6
8.7
8.8
9
9.1
9.2
9.3
9.4
9.5
22.9.5.1
UM10237_4
User manual
Basic configuration . . . . . . . . . . . . . . . . . . . . 572
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 572
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . 572
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 572
Pin description . . . . . . . . . . . . . . . . . . . . . . . . 574
I
I
Register description . . . . . . . . . . . . . . . . . . . 581
Details of I
2
2
C operating modes . . . . . . . . . . . . . . . . . . . 574
C implementation and operation . . . . . . . . 577
Data Timer Register (MCIDataTimer -
0xE008 C024). . . . . . . . . . . . . . . . . . . . . . . . 567
Data Length Register (MCIDataLength -
0xE008 C028). . . . . . . . . . . . . . . . . . . . . . . . 567
Data Control Register (MCIDataCtrl -
0xE008 C02C) . . . . . . . . . . . . . . . . . . . . . . . 568
Data Counter Register (MCIDataCnt -
0xE008 C030). . . . . . . . . . . . . . . . . . . . . . . . 568
Master Transmitter mode . . . . . . . . . . . . . . . 574
Master Receiver mode . . . . . . . . . . . . . . . . . 575
Slave Receiver mode . . . . . . . . . . . . . . . . . . 576
Slave Transmitter mode . . . . . . . . . . . . . . . . 577
Input filters and output stages. . . . . . . . . . . . 577
Address Register I2ADDR . . . . . . . . . . . . . . 579
Comparator. . . . . . . . . . . . . . . . . . . . . . . . . . 579
Shift register I2DAT. . . . . . . . . . . . . . . . . . . . 579
Arbitration and synchronization logic . . . . . . 579
Serial clock generator . . . . . . . . . . . . . . . . . . 580
Timing and control . . . . . . . . . . . . . . . . . . . . 580
Control register I2CONSET and I2CONCLR 580
Status decoder and status register . . . . . . . . 581
I
0xE001 C000, 0xE005 C000, 0xE008 0000) 582
I
0xE001 C018, 0xE005 C018, 0xE008 0018) 584
I
0xE001 C004, 0xE005 C004, 0xE008 0004) 584
I
0xE005 C008, 0xE008 0008) . . . . . . . . . . . . 585
I
0xE001 C00C, 0xE005 C00C, 0xE008 000C) 585
I
(I2C[0/1/2]SCLH - 0xE001 C010, 0xE005 C010,
0xE008 0010) . . . . . . . . . . . . . . . . . . . . . . . . 585
I
(I2C[0/1/2]SCLL - 0xE001 C014, 0xE005 C014,
0xE008 0014) . . . . . . . . . . . . . . . . . . . . . . . . 585
Selecting the appropriate I
cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 585
Master Transmitter mode . . . . . . . . . . . . . . . 587
Master Receiver mode . . . . . . . . . . . . . . . . . 588
Slave Receiver mode . . . . . . . . . . . . . . . . . . 588
Slave Transmitter mode . . . . . . . . . . . . . . . . 593
Miscellaneous states . . . . . . . . . . . . . . . . . . 599
I2STAT = 0xF8 . . . . . . . . . . . . . . . . . . . . . . . 599
2
2
2
2
2
2
2
C Control Set Register (I2C[0/1/2]CONSET:
C Control Clear Register (I2C[0/1/2]CONCLR:
C Status Register (I2C[0/1/2]STAT -
C Data Register (I2C[0/1/2]DAT - 0xE001 C008,
C Slave Address Register (I2C[0/1/2]ADR -
C SCL High Duty Cycle Register
C SCL Low Duty Cycle Register
2
C operating modes. . . . . . . . . . . 586
2
C interfaces I
2
C data rate and duty
2
C0/1/2
Rev. 04 — 26 August 2009
6.11
6.12
6.13
6.14
6.15
22.9.5.2
9.6
9.7
9.8
9.9
9.10
9.11
9.12
9.12.1
9.12.2
9.12.3
9.12.4
10
10.1
10.2
10.3
10.4
10.5
10.5.1
10.6
10.6.1
10.6.2
10.7
10.7.1
10.7.2
10.7.3
10.7.4
10.7.5
10.8
10.8.1
10.8.2
10.8.3
10.8.4
10.9
10.9.1
10.9.2
10.9.3
10.9.4
10.9.5
10.9.6
10.9.7
10.9.8
10.9.9
10.10
10.10.1
Chapter 36: LPC24XX Supplementary information
Software example . . . . . . . . . . . . . . . . . . . . . 603
Status Register (MCIStatus - 0xE008 C034) 569
Clear Register (MCIClear - 0xE008 C038) . 570
Interrupt Mask Registers (MCIMask0 -
0xE008 C03C) . . . . . . . . . . . . . . . . . . . . . . . 570
FIFO Counter Register (MCIFifoCnt -
0xE008 C048) . . . . . . . . . . . . . . . . . . . . . . . 571
Data FIFO Register (MCIFIFO - 0xE008 C080 to
0xE008 C0BC) . . . . . . . . . . . . . . . . . . . . . . . 571
I2STAT = 0x00 . . . . . . . . . . . . . . . . . . . . . . . 599
Some special cases . . . . . . . . . . . . . . . . . . . 600
Simultaneous repeated START conditions from
two masters . . . . . . . . . . . . . . . . . . . . . . . . . 600
Data transfer after loss of arbitration . . . . . . 600
Forced access to the I
I
SDA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 601
Bus error . . . . . . . . . . . . . . . . . . . . . . . . . . . 601
I
Initialization . . . . . . . . . . . . . . . . . . . . . . . . . 602
I
The state service routines . . . . . . . . . . . . . . 603
Adapting state services to an application. . . 603
Initialization routine . . . . . . . . . . . . . . . . . . . 603
Start master transmit function . . . . . . . . . . . 603
Start master receive function . . . . . . . . . . . . 603
I
Non mode specific states. . . . . . . . . . . . . . . 604
State : 0x00 . . . . . . . . . . . . . . . . . . . . . . . . . 604
Master states . . . . . . . . . . . . . . . . . . . . . . . . 604
State : 0x08 . . . . . . . . . . . . . . . . . . . . . . . . . 604
State : 0x10 . . . . . . . . . . . . . . . . . . . . . . . . . 604
Master Transmitter states . . . . . . . . . . . . . . 605
State : 0x18 . . . . . . . . . . . . . . . . . . . . . . . . . 605
State : 0x20 . . . . . . . . . . . . . . . . . . . . . . . . . 605
State : 0x28 . . . . . . . . . . . . . . . . . . . . . . . . . 605
State : 0x30 . . . . . . . . . . . . . . . . . . . . . . . . . 605
State : 0x38 . . . . . . . . . . . . . . . . . . . . . . . . . 606
Master Receive states . . . . . . . . . . . . . . . . . 606
State : 0x40 . . . . . . . . . . . . . . . . . . . . . . . . . 606
State : 0x48 . . . . . . . . . . . . . . . . . . . . . . . . . 606
State : 0x50 . . . . . . . . . . . . . . . . . . . . . . . . . 606
State : 0x58 . . . . . . . . . . . . . . . . . . . . . . . . . 606
Slave Receiver states . . . . . . . . . . . . . . . . . 607
State : 0x60 . . . . . . . . . . . . . . . . . . . . . . . . . 607
State : 0x68 . . . . . . . . . . . . . . . . . . . . . . . . . 607
State : 0x70 . . . . . . . . . . . . . . . . . . . . . . . . . 607
State : 0x78 . . . . . . . . . . . . . . . . . . . . . . . . . 607
State : 0x80 . . . . . . . . . . . . . . . . . . . . . . . . . 608
State : 0x88 . . . . . . . . . . . . . . . . . . . . . . . . . 608
State : 0x90 . . . . . . . . . . . . . . . . . . . . . . . . . 608
State : 0x98 . . . . . . . . . . . . . . . . . . . . . . . . . 608
State : 0xA0 . . . . . . . . . . . . . . . . . . . . . . . . . 608
Slave Transmitter States . . . . . . . . . . . . . . . 609
State : 0xA8 . . . . . . . . . . . . . . . . . . . . . . . . . 609
2
2
2
2
C Bus obstructed by a Low level on SCL or
C State service routines. . . . . . . . . . . . . . . 602
C interrupt service . . . . . . . . . . . . . . . . . . . 603
C interrupt routine . . . . . . . . . . . . . . . . . . . 604
2
C bus. . . . . . . . . . . . 600
UM10237
© NXP B.V. 2009. All rights reserved.
787 of 792
Related parts for LPC2458FET180,551
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
Part Number:
Description:
Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology
Manufacturer:
NXP Semiconductors
Datasheet: