XC2VP7-5FFG896I Xilinx Inc, XC2VP7-5FFG896I Datasheet - Page 126

no-image

XC2VP7-5FFG896I

Manufacturer Part Number
XC2VP7-5FFG896I
Description
IC FPGA VIRTEX-II PRO 896-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet

Specifications of XC2VP7-5FFG896I

Number Of Logic Elements/cells
11088
Number Of Labs/clbs
1232
Total Ram Bits
811008
Number Of I /o
396
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
896-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VP7-5FFG896I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2VP7-5FFG896I
Manufacturer:
XILINX
0
Company:
Part Number:
XC2VP7-5FFG896I
Manufacturer:
XILINX
Quantity:
686
DS083 (v4.7) November 5, 2007
Product Specification
12/05/03
02/19/04
03/09/04
04/22/04
06/30/04
(cont’d)
Date
R
Version
(cont’d)
3.1.1
3.0
3.1
3.2
4.0
Merged in DS110-3 (Module 3 of Virtex-II Pro X data sheet). This merge added numerous
previously unpublished RocketIO X MGT parameters. Specifications in this revision are
from speedsfile v1.86.
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
Non-speedsfile parameter values added or updated:
Table
Table
Table
Updated time and frequency parameters as per speedsfile v1.85.
Table
Table
parameters.
Table
Differential Input Voltage (LVPECL).
Table
designs for which test data is no longer provided.
Table
to XAPP755.
Added
Revised section
Recompiled for backward compatibility with Acrobat 4 and above. No content
Table
Table
Table
Table
Access Port Switching Characteristics, page
parameter tables, and organization.
Table
Mode Write Timing
Table
DATA[0:7] setup/hold time, by device, and added new parameter specifications for
XC2VP70 and XC2VP100 devices.
Table
four CLKIN parameters. Added new Footnote (4) to the four CLKIN parameters. Added
new Footnote (5) to CLK2X, CLK2X180. Added new Footnote (6) to CLK2X,
CLK2X180; CLK0, CLK180; and CLKIN (using DLL outputs).
changes.
Table
limit from 1.8V to 1.6V.
Table
listed I
1.4V to 1.65V.
Table
CLKIN_FREQ_DLL_LF_MAX for -7 devices from 210 MHz to 270 MHz.
Table
3: I
4: For XC2VP100, I
5: For XC2VP100, I
17: T
25: Added explanatory footnote to T
54: Added Footnote (3) regarding use of CLKIN_DIVIDE_BY_2 attribute.
2,
4,
10,
14,
16,
47,
48,
54,
2,
5,
37,
54,
62,
CCOMIN
Table
Recommended Operating
Quiescent Supply
Recommended Operating
Power-On Current for Virtex-II Pro
BATT
Operating Frequency
LVPECL DC
Register-to-Register
Processor Clocks Absolute AC
Master/Slave Serial Mode Timing
SelectMAP Mode Write Timing
Operating Frequency
Output Delay Measurement
Package
CPWL
38,
.
values apply to the entire device (all banks).
Configuration Timing, page 37
Clock Distribution Switching
and T
www.xilinx.com
Skew: Removed XC2VP40FF1517.
Characteristics: Added parameter F
CPWH
Specifications: Added parameter values for Maximum
CCINTQ
CCINTMIN
Current: Added Footnote (1) and updated Typical
.
Performance: Removed reference to a number of
Ranges: Corrected CLKOUT_FREQ_1X_LF_MAX and
Ranges: Added callouts for existing Footnote (3) to the
, I
CCOQ
.
Conditions: Revised Footnotes (4) and (6).
Conditions: Corrected VTTX/VTRX lower voltage
Revision
Methodology: Corrected V
, and I
Characteristics: Added Footnote (1) referring
Characteristics: Broke out T
RXLAT
Devices: Added Footnote (2) stating that
Characteristics, and
40, with improved timing diagrams,
Characteristics.
CCAUXQ
through
(MGT receiver latency) max value.
.
CC_STARTUP
page
39, and
MEAS
Table
.
SMDCC
JTAG Test
for LVTTL from
48,
SelectMAP
Module 3 of 4
/T
SMCCD
,
55

Related parts for XC2VP7-5FFG896I