XC2VP7-5FFG896I Xilinx Inc, XC2VP7-5FFG896I Datasheet - Page 76

no-image

XC2VP7-5FFG896I

Manufacturer Part Number
XC2VP7-5FFG896I
Description
IC FPGA VIRTEX-II PRO 896-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-II Pror
Datasheet

Specifications of XC2VP7-5FFG896I

Number Of Logic Elements/cells
11088
Number Of Labs/clbs
1232
Total Ram Bits
811008
Number Of I /o
396
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
896-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VP7-5FFG896I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2VP7-5FFG896I
Manufacturer:
XILINX
0
Company:
Part Number:
XC2VP7-5FFG896I
Manufacturer:
XILINX
Quantity:
686
Power-On Power Supply Requirements
Xilinx FPGAs require a certain amount of supply current
during power-on to insure proper device initialization. The
actual current consumed depends on the power-on ramp
rate of the power supply.
The V
faster than 200 μs and no slower than 50 ms. Ramp-on is
defined as: 0 V
Table
V
supplies can be turned on in any sequence.
Table 5: Power-On Current for Virtex-II Pro Devices
General Power Supply Requirements
Proper decoupling of all FPGA power supplies is essential.
Consult Xilinx Application Note
mation on power distribution system design.
V
this supply voltage is especially susceptible to power supply
noise. V
if V
simultaneously switching output (SSO) limits is essential for
keeping power supply noise to a minimum. Refer to
DS083 (v4.7) November 5, 2007
Product Specification
Notes:
1. Power-on current parameter values are specified for Commercial Grade. For Industrial Grade values, multiply Commercial Grade
2. I
I
CCAUX
I
CCAUX
CCAUXMIN
Symbol
CCINTMIN
I
CCOMIN
values by 1.5.
CCO
CCOMIN
2).
CCINT
CCAUX
and V
powers critical resources in the FPGA. Therefore,
does not have excessive noise. Staying within
values listed here apply to the entire device (all banks).
XC2VP2 XC2VP4 XC2VP7 XC2VP20 XC2VPX20 XC2VP30 XC2VP40 XC2VP50 XC2VP70 XC2VPX70 XC2VP100
R
power supply must ramp on, monotonically, no
500
250
100
CCO
can share a power plane with V
DC
can power on at any ramp rate. Power
to minimum supply voltages (see
500
250
100
500
250
100
XAPP623
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: DC and Switching Characteristics
600
250
100
for detailed infor-
CCO
600
250
100
, but only
www.xilinx.com
800
250
100
Device
Table 5
devices for proper power-on and configuration.
If the current minimums shown in
device powers on properly after all three supplies have
passed through their power-on reset threshold voltages.
Once initialized and configured, use the power calculator to
estimate current drain on these supplies.
For more information on V
mode, refer to Chapter 3 in the Virtex-II Pro Platform FPGA
User Guide.
XAPP689
determine the number of simultaneously switching outputs
allowed per bank at the package level.
Changes in V
should take place at a rate no faster than 10 mV per milli-
second.
Recommended practices that can help reduce jitter and
period distortion are described in Xilinx Answer Record
13756.
1050
250
100
shows the minimum current required by Virtex-II Pro
, “Managing Ground Bounce in Large FPGAs,” to
CCAUX
1250
250
100
voltage beyond 200 mV peak-to-peak
1700
250
100
CCAUX
, V
1700
250
100
CCO
Table 5
, and configuration
2200
250
100
are met, the
Module 3 of 4
Units
mA
mA
mA
5

Related parts for XC2VP7-5FFG896I