peb20560 Infineon Technologies Corporation, peb20560 Datasheet - Page 318

no-image

peb20560

Manufacturer Part Number
peb20560
Description
Dsp Oriented Pbx Controller Doc
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb20560HV3.1
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb20560HV3.1
Manufacturer:
STK
Quantity:
5 510
Part Number:
peb20560V2.1
Manufacturer:
INFINEON
Quantity:
3 900
Part Number:
peb20560V2.1-33D0C
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb20560V2.1-33D0C
Manufacturer:
MOT
Quantity:
5 510
5.1.1.6.8
Access: read/write
Reset value: 00
PU
SC1…0
ODS
Up to Version 1.2 when selecting a bus configuration only the open drain option
must be selected.
Compared to the Version 1.2 the Version 1.3 provides new features:
Push-pull operation may be selected in bus configuration (up to Version 1.2 only open
drain):
• When active TXDA / TXDB outputs serial data in push-pull-mode
• When inactive (interframe or inactive timeslots) TXDA / TXDB outputs ‘1’
Note: When bus configuration with direct connection of multiple ELIC’s is used open
Semiconductor Group
bit 7
PU
drain option is still recommended.
The push-pull option with bus configuration can only be used if an external tri-state
buffer is placed between TXDA / TXDB and the bus.
Channel Configuration Register 1 (CCR1)
transmitter channel B - receiver channel B)
TXDA/B are active, RXDA/B are disabled.
Power-Down Mode.
0…power-down (standby), the internal clock is switched off.
1…power-up (active).
Serial Port Configuration.
00…point to point configuration,
01…bus configuration, timing mode 1, data is output with the rising edge of
11…bus configuration, timing mode 2, data is output with the falling edge
Output Driver Select. (Only valid if configurated in stand-alone mode. When
connected to IOM or PCM sign.mux, CCR1:ODS of SIDEC0 defines the
output driver).
Defines the function of the transmit data pin (TxDA/B).
0…TxDA/B-pin open drain output
1…TxDA/B-pin push-pull output
SC1
Nevertheless, register read/write access is possible.
H
the data clock on pin TxDA/B and evaluated 1/2 clock period later with
the falling clock edge at pin CxDA/B.
of the data clock and evaluated with the next falling clock edge.
Thus one complete clock period is available between data output and
evaluation.
SC0
ODS
5-75
ITF
CM2
Description of Registers
CM1
PEB 20560
bit 0
CM0
2003-08

Related parts for peb20560