peb20560 Infineon Technologies Corporation, peb20560 Datasheet - Page 78

no-image

peb20560

Manufacturer Part Number
peb20560
Description
Dsp Oriented Pbx Controller Doc
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb20560HV3.1
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb20560HV3.1
Manufacturer:
STK
Quantity:
5 510
Part Number:
peb20560V2.1
Manufacturer:
INFINEON
Quantity:
3 900
Part Number:
peb20560V2.1-33D0C
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb20560V2.1-33D0C
Manufacturer:
MOT
Quantity:
5 510
Semiconductor Group
Timing Mode
When the multi master configuration has been selected, the SACCO provides two timing
modes, differing in the period between sending data and evaluating the transmitted data
for collision detection.
– Timing mode 1 (CCR1:SC1, SC0 = 01)
– Timing mode 2 (CCR1:SC1, SC0 = 11)
2.1.2.4.8
To provide support for fast and efficient testing, the SACCO can be operated in the test
mode by setting the TLP-bit in the MODE-register.
The serial input and output pins (TxD, RxD) are connected generating a local loop back.
As a result, the user can perform a self-test of the SACCO. Transmit lines TXDA/B are
also active in this case, receive inputs RXDA/B are deactivated.
2.1.2.5
The D-channel arbiter facilitates the simultaneous serving of multiple D-channels with
one HDLC-controller (SACCO-A) allowing a full duplex signaling protocol (e.g. LAPD).
It builds the interface between the serial input/output of SACCO-channel A and the
time-slot oriented D-channels on the EPIC-1 IOM-2 interface.
The SACCO-operation mode “transparent mode 0” has to be selected when using the
arbiter.
It is only possible to operate the D-channel arbiter with framing control modes 3, 6 and 7,
(refer to register EPIC-1.CMD2:FC(2:0)).
The arbiter consists of three sub blocks:
• Arbiter state machine (ASM):
• Control channel master (CCM):
• Transmit channel selector (TCHS):
Data is output with the rising edge of the transmit clock via TxD and evaluated 1/2
clock period later with the falling clock edge at the CxD pin.
Data is output with the falling clock edge and evaluated with the next falling clock
edge. Thus a complete clock period is available during data output and their
evaluation.
Test Mode
D-Channel Arbiter
selects one subscriber for upstream D-channel
assignment
issues the “D-channel available” information
from the arbiter in the control channel
selects one or a group of subscribers for
D-channel assignment
2-32
Functional Block Description
PEB 20560
2003-08

Related parts for peb20560