HD6412320 RENESAS [Renesas Technology Corp], HD6412320 Datasheet - Page 471

no-image

HD6412320

Manufacturer Part Number
HD6412320
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family H8S-2300 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412320VF25
Manufacturer:
HITACHI
Quantity:
1 045
Part Number:
HD6412320VF25IV
Manufacturer:
SEIKO
Quantity:
4 100
Part Number:
HD6412320VF25IV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412320VF25V
Manufacturer:
RENESAS
Quantity:
1 592
Part Number:
HD6412320VTE25
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6412320VTE25
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412320VTE25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
10.1
The chip has an on-chip 16-bit timer pulse unit (TPU) that comprises six 16-bit timer channels.
10.1.1
• Maximum 16-pulse input/output
• Selection of 8 counter input clocks for each channel
• The following operations can be set for each channel:
• Buffer operation settable for channels 0 and 3
• Phase counting mode settable independently for each of channels 1, 2, 4, and 5
• Cascaded operation
• Fast access via internal 16-bit bus
⎯ A total of 16 timer general registers (TGRs) are provided (four each for channels 0 and 3,
⎯ TGRC and TGRD for channels 0 and 3 can also be used as buffer registers
⎯ Waveform output at compare match: Selection of 0, 1, or toggle output
⎯ Input capture function: Selection of rising edge, falling edge, or both edge detection
⎯ Counter clear operation: Counter clearing possible by compare match or input capture
⎯ Synchronous operation: Multiple timer counters (TCNT) can be written to simultaneously
⎯ PWM mode: Any PWM output duty can be set
⎯ Input capture register double-buffering possible
⎯ Automatic rewriting of output compare register possible
⎯ Two-phase encoder pulse up/down-count possible
⎯ Channel 2 (channel 5) input clock operates as 32-bit counter by setting channel 1 (channel
⎯ Fast access is possible via a 16-bit bus interface
and two each for channels 1, 2, 4, and 5), each of which can be set independently as an
output compare/input capture register
Simultaneous clearing by compare match and input capture possible
Register simultaneous input/output possible by counter synchronous operation
Maximum of 15-phase PWM output possible by combination with synchronous operation
4) overflow/underflow
Overview
Features
Section 10 16-Bit Timer Pulse Unit (TPU)
Rev.6.00 Sep. 27, 2007 Page 441 of 1268
Section 10 16-Bit Timer Pulse Unit (TPU)
REJ09B0220-0600

Related parts for HD6412320