HD6412320 RENESAS [Renesas Technology Corp], HD6412320 Datasheet - Page 801

no-image

HD6412320

Manufacturer Part Number
HD6412320
Description
Renesas 16-Bit Single-Chip Microcomputer H8S Family H8S-2300 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412320VF25
Manufacturer:
HITACHI
Quantity:
1 045
Part Number:
HD6412320VF25IV
Manufacturer:
SEIKO
Quantity:
4 100
Part Number:
HD6412320VF25IV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412320VF25V
Manufacturer:
RENESAS
Quantity:
1 592
Part Number:
HD6412320VTE25
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6412320VTE25
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6412320VTE25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Table 19.12 Software Protection
Item
SWE bit protection
Block specification
protection
Emulation protection •
19.8.3
In error protection, an error is detected when MCU runaway occurs during flash memory
programming/erasing, or operation is not performed in accordance with the program/erase
algorithm, and the program/erase operation is aborted. Aborting the program/erase operation
prevents damage to the flash memory due to overprogramming or overerasing.
If the MCU malfunctions during flash memory programming/erasing, the FLER bit is set to 1 in
FLMCR2 and the error protection state is entered. The FLMCR1, FLMCR2, EBR1, and EBR2
settings are retained, but program mode or erase mode is aborted at the point at which the error
occurred. Program mode or erase mode cannot be re-entered by re-setting the P or E bit. However,
PV and EV bit setting is enabled, and a transition can be made to verify mode.
FLER bit setting conditions are as follows:
• When flash memory is read during programming/erasing (including a vector read or instruction
• Immediately after exception handling (excluding a reset) during programming/erasing
• When a SLEEP instruction (including software standby) is executed during
• When a bus master other than the CPU (the DMAC or DTC) has control of the bus during
fetch)
programming/erasing
programming/erasing
Error Protection
Description
Clearing the SWE bit to 0 in FLMCR1 sets the
program/erase-protected state for all blocks.
(Execute in on-chip RAM or external memory.)
Erase protection can be set for individual
blocks by settings in erase block registers
1 and 2 (EBR1, EBR2).
Setting EBR1 and EBR2 to H'00 places all
blocks in the erase-protected state.
Setting the RAMS bit to 1 in the RAM emulation
register (RAMER) places all blocks in the
program/erase-protected state.
Rev.6.00 Sep. 27, 2007 Page 771 of 1268
Program
Yes
Yes
REJ09B0220-0600
Section 19 ROM
Functions
Erase
Yes
Yes
Yes

Related parts for HD6412320