AT91SAM7X128-CU Atmel, AT91SAM7X128-CU Datasheet - Page 177

no-image

AT91SAM7X128-CU

Manufacturer Part Number
AT91SAM7X128-CU
Description
MCU ARM 128K HS FLASH 100-TFBGA
Manufacturer
Atmel
Series
AT91SAMr
Datasheet

Specifications of AT91SAM7X128-CU

Core Processor
ARM7
Core Size
16/32-Bit
Speed
55MHz
Connectivity
CAN, Ethernet, I²C, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
62
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 1.95 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TFBGA
For Use With
AT91SAM-ICE - EMULATOR FOR AT91 ARM7/ARM9AT91SAM7X-EK - KIT EVAL FOR AT91SAM7X256/128
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT91SAM7X128-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT91SAM7X128-CU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT91SAM7X128-CU-999
Manufacturer:
Atmel
Quantity:
10 000
24. Clock Generator
24.1
24.2
24.3
24.3.1
6120H–ATARM–17-Feb-09
Overview
Slow Clock RC Oscillator
Main Oscillator
Main Oscillator Connections
The Clock Generator is made up of 1 PLL, a Main Oscillator, as well as an RC Oscillator .
It provides the following clocks:
The Clock Generator User Interface is embedded within the Power Management Controller one
and is described in
The user has to take into account the possible drifts of the RC Oscillator. More details are given
in the section “DC Characteristics” of the product datasheet.
Figure 24-1
Figure 24-1. Main Oscillator Block Diagram
The Clock Generator integrates a Main Oscillator that is designed for a
crystal. The typical crystal connection is illustrated in
trical characteristics of the Main Oscillator, see the section “DC Characteristics” of the product
datasheet.
• SLCK, the Slow Clock, which is the only permanent clock within the system
• MAINCK is the output of the Main Oscillator
• PLLCK is the output of the Divider and PLL block
shows the Main Oscillator block diagram.
Slow Clock
Section
XOUT
SLCK
XIN
AT91SAM7X512/256/128 Preliminary
25.9. However, the Clock Generator registers are named CKGR_.
Main Clock
OSCOUNT
Frequency
Oscillator
MOSCEN
Oscillator
Counter
Counter
Main
Main
Figure
24-2. For further details on the elec-
Main Clock
MAINCK
MAINRDY
MOSCS
MAINF
3 to 20
MHz fundamental
177

Related parts for AT91SAM7X128-CU