r5s77631ay266bgv Renesas Electronics Corporation., r5s77631ay266bgv Datasheet - Page 453

no-image

r5s77631ay266bgv

Manufacturer Part Number
r5s77631ay266bgv
Description
Renesas 32-bit Risc Microcomputer Superhtm Risc Engine Family Sh-4a Series
Manufacturer
Renesas Electronics Corporation.
Datasheet
The MPX interface timing is shown below.
When the MPX interface is used for areas 1, 2, and 4 to 6, a bus size of 32 bits should be specified
by CSnBCR.
In wait control, either waits by CSnWCR or waits by the RDY pin can be inserted.
In a read, one wait cycle is automatically inserted after address output, even if CSnWCR is cleared
to 0.
Figure 11.22 MPX Interface Timing 1 (Single Read Cycle, IW = 0, No External Wait)
Figure 11.21 Example of 32-Bit Data Width MPX Connection
This LSI
CLKOUT
RD/FRAME
D31 to D0
CSn
RDWR
RDY
BS
DACK
(DA)
D31 to D0
DA: Dual address DMA
CLKOUT
RDWR
RDY
CSn
RD
BS
T
m1
A
T
md1w
Section 11 Local Bus State Controller (LBSC)
T
md1
Rev. 1.00 Oct. 01, 2007 Page 387 of 1956
D0
CLK
CS
BS
FRAME
WE
I/O31 to I/O0
RDY
MPX device
REJ09B0256-0100

Related parts for r5s77631ay266bgv