MC908QC16CDZE Freescale Semiconductor, MC908QC16CDZE Datasheet - Page 31

• Manufacturer Part Number: MC908QC16CDZE
• Description: IC MCU 8BIT 16K FLASH 28-SOIC
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC908QC16CDZE

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: SCI, SPI
• Peripherals: LVD, POR, PWM
• Number Of I /o: 24
• Program Memory Size: 16KB (16K x 8)
• Program Memory Type: FLASH
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-SOIC (7.5mm Width)
• Processor Series: HC08QC
• Core: HC08
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: ESCI/SPI
• Maximum Clock Frequency: 8 MHz
• Number Of Programmable I/os: 26
• Number Of Timers: 6
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Development Tools By Supplier: FSICEBASE, M68CBL05AE, DEMO908QB8, DEMO908QC16
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10-ch x 10-bit
• For Use With: DEMO908QC16 - BOARD DEMO FOR MC908QC16
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Freescale Semiconductor
$003C
$003D
$0034
$0035
$0036
$0037
$0038
$0039
$003B
$003E
$003F
$0240
$0241
Addr.
↓
ADC10 Data Register High
ADC10 Status and Control
Control Register (OSCSC)
ADC10 Data Register Low
Register High (T1CH3H)
TIM2 Status and Control
Register Low (T1CH3L)
Oscillator Trim Register
TIM2 Counter Register
ADC10 Clock Register
Register Name
Oscillator Status and
Register (ADSCR)
Register (T2SC)
TIM1 Channel 3
TIM1 Channel 3
See page 204.
See page 204.
See page 104.
See page 105.
See page 213.
See page 214.
See page 54.
See page 56.
See page 56.
See page 56.
(OSCTRIM)
(T2CNTH)
Reserved
Reserved
Figure 2-2. Control, Status, and Data Registers (Sheet 5 of 8)
(ADCLK)
MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5
(ADRH)
(ADRL)
High
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
OSCOPT1 OSCOPT0
ADLPC
TRIM7
COCO
Bit 15
Bit 15
Bit 7
Bit 7
AD7
TOF
R
R
0
1
0
0
0
0
0
0
0
0
= Unimplemented
TRIM6
ADIV1
Bit 14
Bit 14
AIEN
TOIE
Bit 6
AD6
R
R
6
0
0
0
0
0
0
0
0
0
TSTOP
TRIM5
ICFS1
ADCO
ADIV0
Bit 13
Bit 13
Bit 5
AD5
R
R
5
0
0
0
0
0
0
0
1
0
Indeterminate after reset
Indeterminate after reset
ADICLK
ADCH4
TRIM4
ICFS0
Bit 12
TRST
Bit 12
Bit 4
AD4
R
R
R
4
0
0
1
0
0
0
0
0
0
0
= Reserved
MODE1
ADCH3
ECFS1
TRIM3
Bit 11
Bit 11
Bit 3
AD3
R
R
3
0
0
1
0
0
0
0
0
0
0
MODE0
ADCH2
ECFS0
TRIM2
Bit 10
Bit 10
U = Unaffected
Bit 2
AD2
PS2
R
R
2
0
0
1
0
0
0
0
0
0
Direct Page Registers
ADLSMP
ECGON
ADCH1
TRIM1
Bit 9
Bit 1
AD9
AD1
PS1
Bit 9
R
R
1
0
0
1
0
0
0
0
0
ADACKEN
ECGST
ADCH0
TRIM0
Bit 0
Bit 8
Bit 0
AD8
AD0
Bit 8
PS0
R
R
0
0
1
0
0
0
0
0
31