HD64F3664FPV Renesas Electronics America, HD64F3664FPV Datasheet - Page 242

• Manufacturer Part Number: HD64F3664FPV
• Description: IC H8/3664 MCU FLASH 32K 64LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300H Tinyr

Specifications of HD64F3664FPV

• Core Size: 16-Bit
• Program Memory Size: 32KB (32K x 8)
• Oscillator Type: External
• Core Processor: H8/300H
• Speed: 16MHz
• Connectivity: I²C, SCI
• Peripherals: PWM, WDT
• Number Of I /o: 29
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 64-LQFP
• No. Of I/o's: 29
• Ram Memory Size: 2KB
• Cpu Speed: 16MHz
• No. Of Timers: 4
• Digital Ic Case Style: LQFP
• Supply Voltage: RoHS Compliant
• Controller Family/series: H8/300H
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Section 14 Serial Communication Interface 3 (SCI3)
14.4.3
Figure 14.5 shows an example of operation for transmission in asynchronous mode. In
transmission, the SCI3 operates as described below.
1. The SCI3 monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI3 recognizes that
2. After transferring data from TDR to TSR, the SCI3 sets the TDRE flag to 1 and starts
3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then
5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the “mark
6. Figure 14.6 shows a sample flowchart for transmission in asynchronous mode.
Rev. 6.00 Mar. 24, 2006 Page 212 of 412
REJ09B0142-0600
data has been written to TDR, and transfers the data from TDR to TSR.
transmission. If the TIE bit is set to 1 at this time, a TXI interrupt request is generated.
Continuous transmission is possible because the TXI interrupt routine writes next transmit data
to TDR before transmission of the current transmit data has been completed.
serial transmission of the next frame is started.
state” is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time, a TEI
interrupt request is generated.
Serial
data
TDRE
TEND
LSI
operation
User
processing
Figure 14.5 Example SCI3 Operation in Transmission in Asynchronous Mode
Data Transmission
TXI interrupt
request
generated
1
Start
bit
0
D0
D1
TDRE flag
cleared to 0
Data written
to TDR
Transmit
1 frame
(8-Bit Data, Parity, One Stop Bit)
data
D7
Parity
0/1
bit
TXI interrupt request generated
Stop
bit
1
Start
bit
0
D0
1 frame
D1
Transmit
data
D7
Parity
0/1
bit
TEI interrupt request
generated
Stop
bit
1
Mark
state
1