HD64F3664FPV Renesas Electronics America, HD64F3664FPV Datasheet - Page 256

• Manufacturer Part Number: HD64F3664FPV
• Description: IC H8/3664 MCU FLASH 32K 64LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300H Tinyr

Specifications of HD64F3664FPV

• Core Size: 16-Bit
• Program Memory Size: 32KB (32K x 8)
• Oscillator Type: External
• Core Processor: H8/300H
• Speed: 16MHz
• Connectivity: I²C, SCI
• Peripherals: PWM, WDT
• Number Of I /o: 29
• Program Memory Type: FLASH
• Ram Size: 2K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 64-LQFP
• No. Of I/o's: 29
• Ram Memory Size: 2KB
• Cpu Speed: 16MHz
• No. Of Timers: 4
• Digital Ic Case Style: LQFP
• Supply Voltage: RoHS Compliant
• Controller Family/series: H8/300H
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Section 14 Serial Communication Interface 3 (SCI3)
14.6.1
Figure 14.16 shows a sample flowchart for multiprocessor serial data transmission. For an ID
transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission
cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are the same
as those in asynchronous mode.
Rev. 6.00 Mar. 24, 2006 Page 226 of 412
REJ09B0142-0600
Multiprocessor Serial Data Transmission
[1]
[2]
[3]
Figure 14.16 Sample Multiprocessor Serial Transmission Flowchart
Clear PDR to 0 and set PCR to 1
Write transmit data to TDR
Clear TE bit in SCR3 to 0
Read TDRE flag in SSR
Read TEND flag in SSR
Set MPBT bit in SSR
All data transmitted?
Start transmission
Break output?
TDRE = 1
TEND = 1
<End>
Yes
Yes
Yes
No
Yes
No
No
No
[1] Read SSR and check that the TDRE
[2] To continue serial transmission, be
[3] To output a break in serial
flag is set to 1, set the MPBT bit in
SSR to 0 or 1, then write transmit
data to TDR. When data is written to
TDR, the TDRE flag is automatically
cleared to 0.
sure to read 1 from the TDRE flag to
confirm that writing is possible, then
write data to TDR. When data is
written to TDR, the TDRE flag is
automatically cleared to 0.
transmission, set the port PCR to 1,
clear PDR to 0, then clear the TE bit
in SCR3 to 0.