HD6417709SF133B Renesas Electronics America, HD6417709SF133B Datasheet - Page 378

IC SUPERH MPU ROMLESS 208LQFP

HD6417709SF133B

Manufacturer Part Number
HD6417709SF133B
Description
IC SUPERH MPU ROMLESS 208LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417709SF133B

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, IrDA, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
96
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 2.05 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
208-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417709SF133B
Manufacturer:
RENESAS
Quantity:
79
Part Number:
HD6417709SF133B
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417709SF133B
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417709SF133B-V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417709SF133BV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6417709SF133BV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Channel Name
3
Shared
Notes: These registers are located in area 1 of physical space. Therefore, when the cache is on,
Rev. 5.00, 09/03, page 332 of 760
either access these registers from the P2 area of logical space or else make an appropriate
setting using the MMU so that these registers are not cached.
1. Only 0 can be written to bit 1 of CHCR0 to CHCR3, and bits 1 and 2 of DMAOR to clear
2. If 16-bit access is used on SAR0 to SAR3, DAR0 to DAR3, and CHCR0 to CHCR3, the
3. DMATCR comprises the 24 bits from bit 0 to bit 23. The upper 8 bits, bits 24 to 31,
4. When address translation by the MMU does not apply, the address in parentheses
DMA source address
register 3
DMA destination
address register 3
DMA transfer count
register 3
DMA channel control
register 3
DMA operation register DMAOR
the flag after 1 is read.
value in the 16 bits that were not accessed is retained.
cannot be written with 1 and are always read as 0.
should be used.
Abbrevi-
ation
SAR3
DAR3
DMATCR3
CHCR3
R/W
R/W
R/W
R/W
R/W *
R/W *
1
1
Initial Value Address
Undefined
Undefined
Undefined
H'00000000
H'0000
H'04000050
(H'A4000050) *
H'04000054
(H'A4000054) *
H'04000058
(H'A4000058) *
H'0400005C
(H'A400005C) *
H'04000060
(H'A4000060) *
4
4
4
4
4
Register
Size
32
32
24
32
16
Access
Size
16, 32 *
16, 32 *
16, 32 *
8, 16, 32 *
8, 16 *
2
2
2
3
2

Related parts for HD6417709SF133B