DS33Z41 Maxim Integrated Products, DS33Z41 Datasheet - Page 57

no-image

DS33Z41

Manufacturer Part Number
DS33Z41
Description
Network Controller & Processor ICs Quad Inverse-Multipl exing Ethernet Mappe
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS33Z41

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS33Z41
Manufacturer:
Maxim Integrated
Quantity:
10 000
The X86 received frame is aborted if:
For the transmitter if X.86 is enabled the sequence of processing is as follows:
Note that the Serial transmit and receive registers apply to the X.86 implementations with specific exceptions. The
exceptions are outlined in the Serial Interface transmit and receive register sections.
Construct frame including start flag SAPI, Control and MAC frame
Calculate FCS
Perform transparency processing - 7E is translated to 7D5E, 7D is translated to 7D5D
Append the end flag(7E)
Scramble the sequence X
If 7d, 7E is detected. This is an abort packet sequence in X.86.
Invalid FCS is detected.
The received frame has less than 6 octets.
Control, SAPI and address field are mismatched to the programmed value.
Octet 7d and octet other than 5d, 5e, 7e, or dd is detected.
43
+1
57 of 167

Related parts for DS33Z41