ort8850 Lattice Semiconductor Corp., ort8850 Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/3/382/lattice_semiconductor_corp__sml.jpg)
ort8850
Manufacturer Part Number
ort8850
Description
Field-programmable System Chip Fpsc Eight-channel X 850 Mbits/s Backplane Transceiver
Manufacturer
Lattice Semiconductor Corp.
Datasheet
1.ORT8850.pdf
(105 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ort8850H-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
ort8850H-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
ort8850H-1BMN680C
Manufacturer:
LAT
Quantity:
150
Company:
Part Number:
ort8850H-2BM680C
Manufacturer:
LATTICE
Quantity:
34
Company:
Part Number:
ort8850H-2BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
ort8850L
Manufacturer:
LATTICE
Quantity:
57
Company:
Part Number:
ort8850L-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L-1BM680C
Manufacturer:
LATTICE
Quantity:
20 000
Company:
Part Number:
ort8850L-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L-1BMN680C
Manufacturer:
LATTICE
Quantity:
20 000
Lattice Semiconductor
Table of Contents
Introduction .................................................................. 1
Table of Contents......................................................... 2
Features ....................................................................... 3
Description ................................................................... 6
ORT8850 Overview ................................................... 11
Backplane Transceiver Core Detailed Description .... 25
FPGA/Embedded Core Interface Signals .................. 47
Memory Map .............................................................. 57
Electrical Characteristics............................................ 69
Recommended Operating Conditions ........................ 69
Pin Information ........................................................... 77
Package Pinouts ........................................................ 82
Embedded Core Features............................... 3
FPGA Features ............................................... 4
Programmable Logic System Features........... 5
What is an FPSC?........................................... 6
FPSC Overview............................................... 6
ispLEVER Development System..................... 7
FPSC Design Kit ............................................. 7
FPGA Logic Overview..................................... 8
System-Level Features ................................... 9
Configuration................................................. 10
Additional Information ................................... 10
Embedded Core Overview ............................ 11
SONET Logic Blocks - Overview .................. 12
System Considerations for Reference Clock
SONET Bypass Mode ................................... 16
STM Macrocells - Overview .......................... 17
HSI Macrocell - Overview.............................. 19
Supervisory and Test Support Features - Over-
Protection Switching - Overview ................... 21
FPSC Configuration - Overview .................... 22
SONET Logic Blocks, Detailed Description .. 25
Receive Path Logic ....................................... 34
Clock and Data Timing at the FPGA/Embedded
Powerdown Mode ......................................... 56
Protection Switching...................................... 56
Registers Access and General Description... 57
Absolute Maximum Ratings .......................... 69
Power Supply Decoupling LC Circuit ............ 70
HSI Electrical and Timing Characteristics ..... 71
Embedded Core LVDS I/O............................ 73
Distribution.............................................. 15
view ........................................................ 19
Core Interface - SONET Block ............... 49
2
Package Thermal Characteristics Summary............ 100
Package Parasitics................................................... 102
Package Outline Diagrams ...................................... 102
Ordering Information ................................................ 104
Revision History ....................................................... 105
qJA .............................................................. 100
YJC ............................................................. 100
qJC.............................................................. 100
qJB .............................................................. 100
FPSC Maximum Junction Temperature ...... 101
Package Thermal Characteristics ............... 101
Heat Sink Information.................................. 101
Package Coplanarity ................................... 101
Terms and Definitions ................................. 102
Package Outline Drawings.......................... 103
ORCA ORT8850 Data Sheet