ort8850 Lattice Semiconductor Corp., ort8850 Datasheet - Page 60

no-image

ort8850

Manufacturer Part Number
ort8850
Description
Field-programmable System Chip Fpsc Eight-channel X 850 Mbits/s Backplane Transceiver
Manufacturer
Lattice Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ORT8850
Manufacturer:
ROHM
Quantity:
71
Part Number:
ort8850H
Manufacturer:
ST
Quantity:
50
Part Number:
ort8850H-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850H-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850H-1BMN680C
Manufacturer:
LAT
Quantity:
150
Part Number:
ort8850H-2BM680C
Manufacturer:
LATTICE
Quantity:
34
Part Number:
ort8850H-2BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L
Manufacturer:
LATTICE
Quantity:
57
Part Number:
ort8850L-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L-1BM680C
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
ort8850L-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L-1BMN680C
Manufacturer:
LATTICE
Quantity:
20 000
Table 19. Memory Map Descriptions (Continued)
Lattice Semiconductor
Absolute
Address
3000C
3000D
3000E
3000F
30010
30011
(0x)
[0:3]
[0:7]
[0:7]
[4-7]
[4-7]
[0:7]
Bit
[4]
[5]
[6]
[7]
[0]
[3]
[0]
[1]
[2]
[3]
[1]
[2]
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
-
-
-
number of consec-
utive A1 A2 errors
to generate [0:3]
backplane side
loopback control
DINxx/DOUTxx
parallel bus parity
control
scram-
bler/descrambler
Not Used
A1 error insert
value [0:7]
A2 error insert
value [0:7]
transmit B1 error
insert mask [0:7]
AA alarm
AB alarm
AC alarm
AD alarm
Not Used
AA/BA alarm
enable/mask regis-
ter
AB/BB alarm
enable/mask regis-
ter
AC/BC alarm
enable/mask regis-
ter
AD/BD alarm
enable/mask regis-
ter
Not Used
Name
Reset
Value
(0x)
00
00
00
00
0
1
1
0
0
0
0
0
0
0
0
0
0
0
60
If a particular channel’s “A1 A2 error insert command” control
bit is set to the value 1 then the “A1 and A2 error insert values”
will be inserted into that channels respective A1 and A2 bytes.
The number of consecutive frames to be corrupted is deter-
mined by the “number of consecutive A1 A2 errors to generate
[0:3]” control bits.
MSB is bit 3
0 = No loopback.
1 = RX to TX loopback on backplane side. Serial input is run
through SERDES and SONET block, then looped back in paral-
lel to SERDES and out serial.
0 = Odd parity
1 = Even parity
0 = no RX direction, descramble / TX direction scramble
1 = In RX direction, descramble channel after the SONET frame
recovery. In TX direction, scramble data just before parallel-to-
serial conversion
Value of the A1 byte for error insert
Value of the A2 byte for error insert
0 = No error insertion.
1 = Invert corresponding bit in B1 byte.
Consolidation alarm for channel AA
1 = alarm
0 = no alarm.
Consolidation alarm for channel AB
1 = alarm
0 = no alarm.
Consolidation alarm for channel AC
1 = alarm
0 = no alarm.
Consolidation alarm for channel AD
1 = alarm
0 = no alarm.
AA and BA enable
1 = enabled
0 = not enabled
AB and BB enable
1 = enabled
0 = not enabled
AC and BC enable
1 = enabled
0 = not enabled
AD and BD enable
1 = enabled
0 = not enabled
ORCA ORT8850 Data Sheet
Description

Related parts for ort8850