ort8850 Lattice Semiconductor Corp., ort8850 Datasheet - Page 58

no-image

ort8850

Manufacturer Part Number
ort8850
Description
Field-programmable System Chip Fpsc Eight-channel X 850 Mbits/s Backplane Transceiver
Manufacturer
Lattice Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ORT8850
Manufacturer:
ROHM
Quantity:
71
Part Number:
ort8850H
Manufacturer:
ST
Quantity:
50
Part Number:
ort8850H-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850H-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850H-1BMN680C
Manufacturer:
LAT
Quantity:
150
Part Number:
ort8850H-2BM680C
Manufacturer:
LATTICE
Quantity:
34
Part Number:
ort8850H-2BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L
Manufacturer:
LATTICE
Quantity:
57
Part Number:
ort8850L-1BM680C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L-1BM680C
Manufacturer:
LATTICE
Quantity:
20 000
Part Number:
ort8850L-1BM680I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
ort8850L-1BMN680C
Manufacturer:
LATTICE
Quantity:
20 000
Table 19. Memory Map Descriptions
Lattice Semiconductor
Device Register Blocks
Absolute
Address
30000
30001
30002
30003
30004
30005
30006
30007
30008
(0x)
[0:7]
[0:7]
[0:7]
[0:7]
[0:7]
[0:7]
[1-7]
[0:7]
[5-7]
Bit
[0]
[0]
[1]
[2]
[3]
[4]
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
-
-
-
-
-
LVDS Protection
LVDS loopback
TOH RX serial
Switch enable
lockreg MSB
lockreg LSB
scratch pad
global reset
Not Used
Not Used
Not Used
Not Used
Not Used
control
enable
Name
-
-
-
Reset
Value
(0x)
05
80
80
00
00
00
00
0
0
0
0
0
0
0
0
58
Internal device revision
Internal device revision
Internal device revision
The scratch pad has no function and is not used anywhere in
the core. However, this register can be written to and read from
for debugging purposes.
In order to write to registers in memory locations 0x30006 to
0x300FF, lockreg MSB and lockreg LSB must be respectively
set to the values of 05 and 80. If the MSB and LSB lockreg val-
ues are not set to {05, 80}, then any values written to the regis-
ters in memory locations 0x30006 to 0x300FF will be ignored.
After reset (both hard and soft), the core is in a write locked
mode. The core needs to be unlocked before it can be written
to.
Also note that the scratch pad register (0 x 30003) can always
be written to as it is unaffected by write lock mode.
The global reset is a soft (software initiated) reset which will
have the exact reset effect as a hard (RST_N pin) reset.This is
a pulse register and does not have to be cleared.
0 = No Loopback
1 = LVDS loopback, transmit to receive. TX serial data is looped
back to the RX serial input. TX data is still available at the TX
pins
0 = Protection switching performed via bit settings in registers
0x30037 etc.
1 = Protection switching performed via hardware pins
LVDS_PROT_SWITCH_xx
TOH_CK_FP_EN signal
ORCA ORT8850 Data Sheet
Description

Related parts for ort8850