HD64F3664H Renesas Electronics America, HD64F3664H Datasheet - Page 24

IC H8 MCU FLASH 32K 64QFP

HD64F3664H

Manufacturer Part Number
HD64F3664H
Description
IC H8 MCU FLASH 32K 64QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheet

Specifications of HD64F3664H

Core Processor
H8/300H
Core Size
16-Bit
Speed
16MHz
Connectivity
I²C, SCI
Peripherals
PWM, WDT
Number Of I /o
29
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3664H
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F3664H
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F3664H H8/3664
Manufacturer:
RENESAS
Quantity:
13
Part Number:
HD64F3664HJ
Manufacturer:
TI
Quantity:
171
Part Number:
HD64F3664HJ
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3664HJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3664HV
Manufacturer:
ALTERA
Quantity:
101
Part Number:
HD64F3664HV
Manufacturer:
RENESAS
Quantity:
630
Part Number:
HD64F3664HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3664HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Figure 12.26 When Compare Match and Bit Manipulation Instruction to TCRW
Section 13 Watchdog Timer
Figure 13.1 Block Diagram of Watchdog Timer ........................................................................ 191
Figure 13.2 Watchdog Timer Operation Example...................................................................... 195
Section 14 Serial Communication Interface 3 (SCI3)
Figure 14.1 Block Diagram of SCI3........................................................................................... 198
Figure 14.2 Data Format in Asynchronous Communication ...................................................... 210
Figure 14.3 Relationship between Output Clock and Transfer Data Phase
Figure 14.4 Sample SCI3 Initialization Flowchart ..................................................................... 211
Figure 14.5 Example SCI3 Operation in Transmission in Asynchronous Mode
Figure 14.6 Sample Serial Transmission Flowchart (Asynchronous Mode) .............................. 213
Figure 14.7 Example SCI3 Operation in Reception in Asynchronous Mode
Figure 14.8 Sample Serial Data Reception Flowchart (Asynchronous mode) (1)...................... 216
Figure 14.8 Sample Serial Reception Data Flowchart (2) .......................................................... 217
Figure 14.9 Data Format in Clocked Synchronous Communication .......................................... 218
Figure 14.10 Example of SCI3 Operation in Transmission in Clocked Synchronous Mode...... 219
Figure 14.11 Sample Serial Transmission Flowchart (Clocked Synchronous Mode) ................ 220
Figure 14.12 Example of SCI3 Reception Operation in Clocked Synchronous Mode............... 221
Figure 14.13 Sample Serial Reception Flowchart (Clocked Synchronous Mode)...................... 222
Figure 14.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations
Figure 14.15 Example of Communication Using Multiprocessor Format
Figure 14.16 Sample Multiprocessor Serial Transmission Flowchart ........................................ 226
Figure 14.17 Sample Multiprocessor Serial Reception Flowchart (1)........................................ 227
Figure 14.17 Sample Multiprocessor Serial Reception Flowchart (2)........................................ 228
Figure 14.18 Example of SCI3 Operation in Reception Using Multiprocessor Format
Figure 14.19 Receive Data Sampling Timing in Asynchronous Mode ...................................... 232
Section 15 I
Figure 15.1 Block Diagram of I
Figure 15.2 I
Figure 15.3 I
Figure 15.4 I
Figure 15.5 Master Transmit Mode Operation Timing Example (MLS = WAIT = 0).............. 252
Rev. 6.00 Mar. 24, 2006 Page xxii of xxviii
(Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits) ............ 210
2
2
2
2
(8-Bit Data, Parity, One Stop Bit).......................................................................... 212
(8-Bit Data, Parity, One Stop Bit).......................................................................... 214
C Bus Interface (IIC)
Occur at the Same Timing .................................................................................... 189
(Clocked Synchronous Mode) .............................................................................. 223
(Transmission of Data H'AA to Receiving Station A).......................................... 225
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit) ............................. 229
C Bus Interface Connections (Example: This LSI as Master) .............................. 235
C Bus Data Formats (I
C Bus Timing........................................................................................................ 250
2
C Bus Interface ....................................................................... 234
2
C Bus Formats)................................................................ 250

Related parts for HD64F3664H