HD64F3664H Renesas Electronics America, HD64F3664H Datasheet - Page 92

IC H8 MCU FLASH 32K 64QFP

HD64F3664H

Manufacturer Part Number
HD64F3664H
Description
IC H8 MCU FLASH 32K 64QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheet

Specifications of HD64F3664H

Core Processor
H8/300H
Core Size
16-Bit
Speed
16MHz
Connectivity
I²C, SCI
Peripherals
PWM, WDT
Number Of I /o
29
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3664H
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F3664H
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F3664H H8/3664
Manufacturer:
RENESAS
Quantity:
13
Part Number:
HD64F3664HJ
Manufacturer:
TI
Quantity:
171
Part Number:
HD64F3664HJ
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3664HJ
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3664HV
Manufacturer:
ALTERA
Quantity:
101
Part Number:
HD64F3664HV
Manufacturer:
RENESAS
Quantity:
630
Part Number:
HD64F3664HV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3664HV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 3 Exception Handling
3.4.4
Table 3.2 shows the number of wait states after an interrupt request flag is set until the first
instruction of the interrupt handling-routine is executed.
Table 3.2
Note:
Rev. 6.00 Mar. 24, 2006 Page 62 of 412
REJ09B0142-0600
Item
Waiting time for completion of executing instruction*
Saving of PC and CCR to stack
Vector fetch
Instruction fetch
Internal processing
*
SP – 4
SP – 3
SP – 2
SP – 1
SP (R7)
[Legend]
PC H :
PC L :
CCR:
SP:
Notes:
Interrupt Response Time
Not including EEPMOV instruction.
Interrupt Wait States
Upper 8 bits of program counter (PC)
Lower 8 bits of program counter (PC)
Condition code register
Stack pointer
2.
3. Ignored when returning from the interrupt handling routine.
1.
Register contents must always be saved and restored by word length, starting from
an even-numbered address.
PC shows the address of the first instruction to be executed upon return from the interrupt
handling routine.
Prior to start of interrupt
Figure 3.2 Stack Status after Exception Handling
exception handling
Stack area
saved to stack
PC and CCR
SP (R7)
SP + 1
SP + 2
SP + 3
SP + 4
After completion of interrupt
States
1 to 23
4
2
4
4
exception handling
CCR
CCR
PCH
PCL
*3
Even address
Total
15 to 37

Related parts for HD64F3664H