5M1270ZT144C4N Altera, 5M1270ZT144C4N Datasheet - Page 103

• Manufacturer Part Number: 5M1270ZT144C4N
• Description: ALTERA
• Manufacturer: Altera
• Series: MAX® Vr

Specifications of 5M1270ZT144C4N

• Programmable Type: In System Programmable
• Delay Time Tpd(1) Max: 6.2ns
• Voltage Supply - Internal: 1.71 V ~ 1.89 V
• Number Of Logic Elements/blocks: 1270
• Number Of Macrocells: 980
• Number Of Gates: -
• Number Of I /o: 114
• Operating Temperature: 0°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 144-LQFP
• Lead Free Status / Rohs Status: Vendor undefined / RoHS Compliant

MV51007-1.1
UFM Array Description
© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off.
and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at
www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera’s standard warranty, but
reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
MAX V Device Handbook
January 2011
January 2011
MV51007-1.1
This chapter provides guidelines for user flash memory (UFM) applications by
describing the features and functionality of the MAX
Quartus
Altera
information up to 8 Kbits, similar to a serial EEPROM. The UFM provides an ideal
storage solution that supports all protocols (serial peripheral interface (SPI), parallel,
and other protocols) for interfacing through bridging logic designed into the MAX V
logic array.
This chapter contains the following sections:
■
■
■
■
■
■
■
Each UFM array is organized as two separate sectors with 4,096 bits per sector. Each
sector can be erased independently.
Table 7–1. UFM Array Size
5M40Z
5M80Z
5M160Z
5M240Z
5M570Z
5M1270Z
5M2210Z
“UFM Array Description” on page 7–1
“UFM Functional Description” on page 7–3
“UFM Operating Modes” on page 7–8
“Programming and Reading the UFM with JTAG” on page 7–12
“Software Support for UFM Block” on page 7–13
“Creating Memory Content File” on page 7–39
“Simulation Parameters” on page 7–43
Device
®
MAX V devices feature a UFM block that can be used for storing non-volatile
®
II ALTUFM megafunction.
Total Bits
7. User Flash Memory in MAX V Devices
8,192
8,192
8,192
8,192
8,192
8,192
8,192
2 (4,096 bits per sector)
2 (4,096 bits per sector)
2 (4,096 bits per sector)
2 (4,096 bits per sector)
2 (4,096 bits per sector)
2 (4,096 bits per sector)
2 (4,096 bits per sector)
Table 7–1
Sectors
lists the dimensions of the UFM array.
®
V UFM block and the
Address Bits
9
9
9
9
9
9
9
Data Width
16
16
16
16
16
16
16
Subscribe