5M1270ZT144C4N Altera, 5M1270ZT144C4N Datasheet - Page 156

no-image

5M1270ZT144C4N

Manufacturer Part Number
5M1270ZT144C4N
Description
ALTERA
Manufacturer
Altera
Series
MAX® Vr
Datasheets

Specifications of 5M1270ZT144C4N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
6.2ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
1270
Number Of Macrocells
980
Number Of Gates
-
Number Of I /o
114
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Lead Free Status / Rohs Status
Vendor undefined / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
5M1270ZT144C4N
Manufacturer:
ALTERA
Quantity:
200
Part Number:
5M1270ZT144C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
5M1270ZT144C4N
Manufacturer:
ALTERA
0
Part Number:
5M1270ZT144C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
8–10
Figure 8–9. SAMPLE/PRELOAD Shift Data Register Waveforms
MAX V Device Handbook
TMS
TDO
TCK
TAP_STATE
TDI
EXTEST Instruction Mode
SHIFT_IR
Instruction Code
Figure 8–9
until after the capture register data that is shifted out. If TMS is held high on two
consecutive TCK clock cycles, the TAP controller advances to the UPDATE_DR state for
the update phase.
If you enable the device output enable feature but the DEV_OE pin is not asserted
during boundary-scan testing, the output enable boundary-scan registers of the BSCs
capture data from the core of the device during SAMPLE/PRELOAD. These values are not
high impedance, although the I/O pins are tri-stated.
Figure 8–9
Use EXTEST instruction mode to check the external pin connections between devices.
Unlike SAMPLE/PRELOAD mode, EXTEST allows test data to be forced onto the pin
signals. By forcing known logic high and low levels on output pins, you can detect
opens and shorts at pins of any device in the scan chain.
EXTEST selects data differently than SAMPLE/PRELOAD. EXTEST chooses data from the
update registers as the source of the output and output enable signals. After the
EXTEST instruction code is entered, the multiplexers select the update register data;
thus, you can force the data stored in these registers from a previous EXTEST or
SAMPLE/PRELOAD test cycle onto the pin signals. In the capture phase, the results of this
test data are stored in the capture registers and then shifted out of TDO during the shift
phase. You can store the new test data in the update registers during the update
phase.
EXIT1_IR
shows that the test data that shifted into TDI does not appear at the TDO pin
shows the SAMPLE/PRELOAD waveforms.
UPDATE_IR
SELECT_DR_SCAN
CAPTURE_DR
Data stored in
boundary- scan
register is shifted
out of TDO.
Chapter 8: JTAG Boundary-Scan Testing in MAX V Devices
After boundry-scan
register data has been
shifted out, data
entered into TDI will
shift out of TDO.
IEEE Std. 1149.1 BST Operation Control
SHIFT_DR
December 2010 Altera Corporation
EXIT1_DR
UPDATE_DR

Related parts for 5M1270ZT144C4N