5M1270ZT144C4N Altera, 5M1270ZT144C4N Datasheet - Page 84

no-image

5M1270ZT144C4N

Manufacturer Part Number
5M1270ZT144C4N
Description
ALTERA
Manufacturer
Altera
Series
MAX® Vr
Datasheets

Specifications of 5M1270ZT144C4N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
6.2ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
1270
Number Of Macrocells
980
Number Of Gates
-
Number Of I /o
114
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
144-LQFP
Lead Free Status / Rohs Status
Vendor undefined / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
5M1270ZT144C4N
Manufacturer:
ALTERA
Quantity:
200
Part Number:
5M1270ZT144C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
5M1270ZT144C4N
Manufacturer:
ALTERA
0
Part Number:
5M1270ZT144C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
4–4
Figure 4–2. Transistor-Level I/O Buffers for MAX V Devices
Figure 4–3. ESD Protection During Positive Voltage Zap
MAX V Device Handbook
Figure 4–2
This design ensures that the output buffers do not drive when V
before V
sudden voltage spikes during hot insertion. The V
3.3-V tolerant circuit capacitance.
The CMOS output drivers in the I/O pins intrinsically provide electrostatic discharge
(ESD) protection. There are two cases to consider for ESD voltage strikes—positive
voltage zap and negative voltage zap.
A positive ESD voltage zap occurs when a positive voltage is present on an I/O pin
due to an ESD charge event. This can cause the N+ (Drain)/ P-Substrate junction of
the N-channel drain to break down and the N+ (Drain)/P-Substrate/N+ (Source)
intrinsic bipolar transistor turn on to discharge ESD current from I/O pin to GND.
The dashed line in
ESD zap.
n+
IOE Signal
p - well
CCINT
shows a transistor-level cross section of the MAX V device I/O buffers.
I/O
or if the I/O pad voltage is higher than V
n+
Figure 4–3
GND
VPAD
Source
Drain
Drain
Source
PMOS
NMOS
shows the ESD current discharge path during a positive
Larger of VCCIO or VPAD
p+
IOE Signal or the
Gate
Gate
Chapter 4: Hot Socketing and Power-On Reset in MAX V Devices
n - well
P-Substrate
VCCIO
p+
Hot-Socketing Feature Implementation in MAX V Devices
p - substrate
N+
N+
VCCIO or VPAD
The Larger of
PAD
D
S
n+
GND
I/O
G
leakage current charges the
CCIO
. This also applies for
December 2010 Altera Corporation
Ensures 3.3-V
Tolerance and
Hot-Socket
Protection
CCIO
is powered

Related parts for 5M1270ZT144C4N