DS33R41 Maxim Integrated Products, DS33R41 Datasheet - Page 247

no-image

DS33R41

Manufacturer Part Number
DS33R41
Description
Network Controller & Processor ICs Inverse-Multiplexing Ethernet Mapper wit
Manufacturer
Maxim Integrated Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS33R41
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS33R41+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS33R41+
Manufacturer:
Maxim
Quantity:
84
Part Number:
DS33R41+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 7 to 5: Line Build-Out Select (L2 to L0). These bits select the output waveshape. See
12-11,
using the internal termination, the user needs only to select 000 for 75Ω operation or 001 for 120Ω operation.
Using TT0 and TT1 of the LICR4 register, users can then select the proper internal source termination. Line build-
outs 100 and 101 are provided for backward compatibility with older products only.
Bit 4: Receive Equalizer Gain Limit (EGL). This bit controls the sensitivity of the receive equalizer.
Bit 3: Jitter Attenuator Select (JAS)
Bit 2: Jitter Attenuator Buffer Depth Select (JABDS)
Bit 1: Disable Jitter Attenuator (DJA)
Bit 0: Transmit Power-Down (TPD) This bit along with the TPD pin and the LTS (TR.LBCR.7) bit controls the
transmit power-down function.
Table 12-9. TPD Control
TR.LBCR.
(LTS)
7
0
0
1
1
1
1
Table
T1 Mode
0 = -36dB (long haul)
1 = -15dB (limited long haul)
0 = place the jitter attenuator on the receive side
1 = place the jitter attenuator on the transmit side
0 = 128 bits
1 = 32 bits (use for delay-sensitive applications)
0 = jitter attenuator enabled
1 = jitter attenuator disabled
0 = powers down the transmitter and tri-states the TTIP and TRING pins
1 = normal transmitter operation
12-12, and
L2
7
0
TPD
PIN
X
X
0
0
1
1
TR.LIC1
Line Interface Control 1
78h
Table 12-13
TR.LIC1.0
L1
(TPD)
6
0
0
1
0
1
0
1
for the correct register settings for specific applications. In E1 mode, when
Transmitter in power-down mode, TTIP and TRING tri-stated
Transmitter enabled
Transmitter in power-down mode, TTIP and TRING tri-stated
Transmitter enabled
Transmitter in power-down mode, TTIP and TRING tri-stated
Transmitter in power-down mode, TTIP and TRING tri-stated
L0
5
0
247 of 335
EGL
4
0
E1 Mode
0 = -12dB (short haul)
1 = -43dB (long haul)
FUNCTION
JAS
3
0
JABDS
2
0
DJA
1
0
Table
12-10,
TPD
0
0
Table

Related parts for DS33R41