DS33R41 Maxim Integrated Products, DS33R41 Datasheet - Page 333

• Manufacturer Part Number: DS33R41
• Description: Network Controller & Processor ICs Inverse-Multiplexing Ethernet Mapper wit
• Manufacturer: Maxim Integrated Products

15.6 JTAG Functional Timing
This functional timing for the JTAG circuits shows:
Figure 15-3. JTAG Functional Timing
(STATE)
JTRST
Output
JTCLK
(INST)
JTDO
JTMS
JTDI
•
•
•
•
•
Pin
The JTAG controller starting from reset state.
Shifting out the first 4 LSB bits of the IDCODE.
Shifting in the BYPASS instruction (111) while shifting out the mandatory X01 pattern.
Shifting the TDI pin to the TDO pin through the bypass shift register.
An asynchronous reset occurs while shifting.
Reset
X
Run Test
Idle
Select DR
Scan
Capture
DR
IDCODE
Shift
DR
X
Exit1
DR
Update
DR
333 of 335
Output pin level change if in "EXTEST" instruction mode
Select DR
Scan
Select IR
Scan
Capture
IR
Shift IR
X
Exit1
IR
Update
IR
X
Select DR
Scan
Capture
DR
BYPASS
Shift
DR
X
Logic Idle
IDCODE
X
Test