LU82551QM Intel, LU82551QM Datasheet - Page 27

no-image

LU82551QM

Manufacturer Part Number
LU82551QM
Description
Manufacturer
Intel
Datasheet

Specifications of LU82551QM

Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
196
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LU82551QM
Manufacturer:
HONGFA
Quantity:
12 000
Part Number:
LU82551QM
Manufacturer:
VICOR
Quantity:
4
Datasheet
Figure 6. PCI Retry Cycle
Note: The 82551QM is considered the target in the above diagram; thus, TRDY# is not asserted.
5.2.1.1.3 Retry Premature Accesses
The 82551QM responds with a Retry to any configuration cycle accessing the 82551QM before the
completion of the automatic read of the EEPROM. The 82551QM may continue to Retry any
configuration accesses until the EEPROM read is complete. The 82551QMdoes not enforce the
rule that the retry master must attempt to access the same address again to complete any delayed
transaction. Any master access to the 82551QM after the completion of the EEPROM read will be
honored.
A Retry may also occur in the following two scenarios:
5.2.1.1.4 Error Handling
Data Parity Errors: The 82551QM checks for data parity errors while it is the target of the
transaction. If an error was detected, the 82551QM always sets the Detected Parity Error bit in the
PCI Configuration Status register, bit 15. The 82551QM also asserts PERR#, if the Parity Error
Response bit is set (PCI Configuration Command register, bit 6). The 82551QM does not attempt
to terminate a cycle in which a parity error was detected. This gives the initiator the option of
recovery.
Target-Disconnect: The 82551QM prematurely terminates a cycle in the following cases:
Card Information Structure (CIS) in memory is accessed in CardBus mode.
External modem registers are accessed and the modem does not assert IOCHRDY within 7
PCI clocks from the assertion of MDMCS#.
After accesses to the Flash buffer
After accesses to its CSR
After accesses to the configuration space
Figure 6
CLK
FRAME#
IRDY#
TRDY#
DEVSEL#
STOP#
below depicts how a Retry looks when it occurs.
Networking Silicon — 82551QM
21

Related parts for LU82551QM