PIC18F45K22-I/P Microchip Technology Inc., PIC18F45K22-I/P Datasheet - Page 49

no-image

PIC18F45K22-I/P

Manufacturer Part Number
PIC18F45K22-I/P
Description
40 PDIP .600in TUBE, 32KB, Flash, 1536bytes-RAM, 8-bit Family, nanoWatt XLP
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F45K22-I/P

A/d Inputs
28-Channel, 10-Bit
Comparators
2
Cpu Speed
16 MIPS
Eeprom Memory
256 Bytes
Input Output
35
Interface
I2C/SPI/UART/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
32K Bytes
Ram Size
1.5K Bytes
Speed
64 MHz
Temperature Range
–40 to 125 °C
Timers
3-8-bit, 4-16-bit
Voltage, Range
1.8-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F45K22-I/P
Manufacturer:
MICROCHIP
Quantity:
3 400
Part Number:
PIC18F45K22-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F45K22-I/PT
Manufacturer:
SST
Quantity:
3 400
Part Number:
PIC18F45K22-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F45K22-I/PT
Manufacturer:
MIC
Quantity:
20 000
Part Number:
PIC18F45K22-I/PT
0
Company:
Part Number:
PIC18F45K22-I/PT
Quantity:
20 400
On transitions from RC_RUN mode to PRI_RUN mode,
the device continues to be clocked from the INTOSC
multiplexer while the primary clock is started. When the
primary clock becomes ready, a clock switch to the pri-
mary clock occurs (see
switch is complete, the HFIOFS or MFIOFS bit is
cleared, the OSTS bit is set and the primary clock is
providing the device clock. The IDLEN and SCS bits
are not affected by the switch. The LFINTOSC source
will continue to run if either the WDT or the Fail-Safe
Clock Monitor is enabled.
FIGURE 3-1:
FIGURE 3-2:
TABLE 3-2:
 2010 Microchip Technology Inc.
010 or 001
010 or 001
IRCF<2:0>
Peripheral
Note 1: Clock transition typically occurs within 2-4 T
000
000
000
Program
Counter
SOSCI
OSC1
Note1: T
Clock
Clock
CPU Clock
CPU
PLL Clock
Peripheral
Program
Counter
Output
2: Clock transition typically occurs within 2-4 T
SOSC
OSC1
Clock
INTERNAL OSCILLATOR FREQUENCY STABILITY BITS
Q1
OST
SCS<1:0> bits Changed
Q2
= 1024 T
PC
TRANSITION TIMING FOR ENTRY TO SEC_RUN MODE
TRANSITION TIMING FROM SEC_RUN MODE TO PRI_RUN MODE (HSPLL)
Figure
Q3
INTSRC
Q4
OSC
0
1
1
x
x
; T
Q1
3-3). When the clock
PLL
Q1
1
= 2 ms (approx). These intervals are not shown to scale.
T
OST
PC
(1)
2
Q2
Clock Transition
MFIOSEL
3
OSC
T
OSTS bit Set
Q3
PLL
Preliminary
.
x
0
1
0
1
OSC
(1)
.
(1)
PC + 2
n-1
Q4
MFIOFS = 0, HFIOFS = 0 LFINTOSC
MFIOFS = 0, HFIOFS = 1 HFINTOSC
MFIOFS = 1, HFIOFS = 0 MFINTOSC
MFIOFS = 0, HFIOFS = 1 HFINTOSC
MFIOFS = 1, HFIOFS = 0 MFINTOSC
n
Q1
1
Transition
PIC18(L)F2X/4XK22
2
Clock
n-1 n
(2)
Q2
INTOSC Stability Indication
PC + 2
Q3
Q2
Q4
Q3 Q4
Q1
Q1
PC + 4
Q2
PC + 4
Q2
DS41412D-page 49
Q3
Q3

Related parts for PIC18F45K22-I/P