HD6417706F133 Renesas Electronics America, HD6417706F133 Datasheet - Page 465

IC SUPERH MPU ROMLESS 176LQFP

HD6417706F133

Manufacturer Part Number
HD6417706F133
Description
IC SUPERH MPU ROMLESS 176LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417706F133

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
103
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.75 V ~ 2.05 V
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
176-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417706F133
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417706F133V
Manufacturer:
EDISON
Quantity:
2 000
Part Number:
HD6417706F133V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417706F133V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD6417706F133V
Quantity:
27
In receiving, the SCI operates as follows:
1. The SCI synchronizes with serial clock input or output and initializes internally.
2. Receive data is stored into the SCRSR in order from the LSB to the MSB. After receiving the
3. After setting RDRF to 1, if the RIE is set to 1 in the SCSCR, the SCI requests a receive-data-
Figure 14.22 shows an example of the SCI receive operation.
data, the SCI checks that RDRF is 0 so that receive data can be loaded from the SCRSR into
the SCRDR. If this check is passed, the SCI sets RDRF to 1 and stores the received data in the
SCRDR. If the check is not passed (receive error), the SCI operates as indicated in table 14.11.
This state prevents further transmission or reception. While receiving, the RDRF bit is not set
to 1. Be sure to clear the error flag.
full interrupt (RXI). If the ORER bit is set to 1 and the RIE in the SCSCR is also set to 1, the
SCI requests a receive-error interrupt (ERI).
Synchronization
clock
RDRF
ORER
Serial
data
RXI interrupt
request
generated
Transfer direction
Bit 7
Figure 14.22 Example of SCI Receive Operation
Reads data with
the RXI interrupt
processing routine
and clears RDRF
bit to 0
Bit 0
1 frame
Bit 7
Section 14 Serial Communication Interface (SCI)
RXI interrupt
request
generated
Bit 0
Rev. 5.00 May 29, 2006 page 415 of 698
Bit 1
Bit 6
ERI interrupt
request generated
by overrun error
REJ09B0146-0500
Bit 7

Related parts for HD6417706F133