WG82577LM S LGWS Intel, WG82577LM S LGWS Datasheet - Page 126

• Manufacturer Part Number: WG82577LM S LGWS
• Manufacturer: Intel

Specifications of WG82577LM S LGWS

• Lead Free Status / RoHS Status: Supplier Unconfirmed

Note:
119
Certain registers maintain an alias address designed for backward compatibility with
software written for the previous devices. Registers that have an alias address can be
accessed by software at either the new offset or the alias offset. It is recommended
that software that is written solely for the Intel
82577 use the new address offset.
0x00400
0x00410
0x00458
0x03800
0x03804
0x03808
0x03810
0x03818
0x03840
0x03820
0x03828
0x0382C
0x05800
0x05808
0x05810
0x5838
0x05840 + 8*n
(n=1…3)
0x05880 + 4*n
(n=0…3)
0x05F00 + 8*n
(n=0…35)
0x09000 + 8*n
(n=0…127)
0x09800 + 8*n
(n=0…127)
0x09804 + 8*n
(n=0…127)
Offset
TADV
WUC
TCTL
TIPG
AIT
TDBAL
TDBAH
TDLEN
TDH
TDT
TARC
TIDV
TXDCTL
WUFC
WUS
IPAV
IP4AT
IP6AT
FFLT
FFMT
FFVT
FFVT2
82577 GbE PHY—Intel
Abbreviation
Management Register Descriptions
Transmit Register Descriptions
Transmit Control Register
Transmit IPG Register
Adaptive IFS Throttle
Transmit Descriptor Base Address Low
Transmit Descriptor Base Address High
Transmit Descriptor Length
Transmit Descriptor Head
Transmit Descriptor Tail
Transmit Arbitration Count
Transmit Interrupt Delay Value
Transmit Descriptor Control
Transmit Absolute Interrupt Delay Value
Wake Up Control Register
Wake Up Filter Control Register
Wake Up Status Register
IP Address Valid
IPv4 Address Table
IPv6 Address Table
Flexible Filter Length Table
Flexible Filter Mask Table
Flexible Filter Value Table
Flexible Filter Value Table
®
5 Series Express Chipset MAC Programming Interface
®
Name
5 Series Express Chipset and the
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
10.2.1.4.1
10.2.1.4.2
10.2.1.4.3
10.2.1.4.4
10.2.1.4.5
10.2.1.4.6
10.2.1.4.7
10.2.1.4.8
10.2.1.4.9
10.2.1.4.9
10.2.1.4.10
10.2.1.4.11
10.2.1.5.1
10.2.1.5.2
10.2.1.5.3
10.2.1.5.4
10.2.1.5.5
10.2.1.5.6
10.2.1.5.7
10.2.1.5.8
10.2.1.5.10
10.2.1.5.10
Paragraph