WG82577LM S LGWS Intel, WG82577LM S LGWS Datasheet - Page 19

no-image

WG82577LM S LGWS

Manufacturer Part Number
WG82577LM S LGWS
Description
Manufacturer
Intel
Datasheet

Specifications of WG82577LM S LGWS

Lead Free Status / RoHS Status
Supplier Unconfirmed
Pin Interface—82577 GbE PHY
3.1.2
3.1.3
3.1.4
PCIe Interface Pins (8)
SMBus Interface Pins (2)
1. AUX power means the power rail is available in all power states including G3 to S5 transitions and Sx states
Miscellaneous Pins (3)
Pin Name
PE_RST_N
PETp
PETn
PERp
PERn
PE_CLKP
PE_CLKN
CLK_REQ_N
Pin Name
SMB_CLK
SMB_DATA
Pin Name
RSVD1_VCC3P3
RSVD2_VCC3P3
LAN_DISABLE_N
with Wake on LAN (WoL) enabled.
Pin #
Pin #
28
31
36
38
39
41
42
44
45
48
Pin #
Type
1
2
3
Type
O/d
O/d
A-out
A-in
A-in
O/d
I
Type
Op Mode
T/s
T/s
Op Mode Name and Function
I
BI-dir
BI-dir
Output
Output
Input
Input
Input
Op Mode Name and Function
Name and Function
SMBus clock. Pull this signal up to 3.3 Vdc (auxiliary supply
through a 2.2 K resistor (while in Sx mode).
SMBus data. Pull this signal up to 3.3 Vdc (auxiliary supply) through
a 2.2 K resistor (while in Sx mode).
PCIe reset.
PCIe Tx.
PCIe Rx.
PCIe clock.
Clock request. Connect to VCC3P3 through a 10 K pull-up
resistor.
Connect to VCC3P3 through a 5%, 3.01 K resistor.
Connect to VCC3P3 through a 5%, 3.01 K resistor.
Connect to the LAN_PHY_PWR_CTRL/GPIO12 pin in the
Intel
Note: When this pin is set to 0b, the 82577 is disabled.
®
5 Series Express Chipset.
1
)
12

Related parts for WG82577LM S LGWS