ISP1362EE ST-Ericsson Inc, ISP1362EE Datasheet - Page 113

no-image

ISP1362EE

Manufacturer Part Number
ISP1362EE
Description
IC USB CTRL SNGL CHIP 64TFBGA
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1362EE

Controller Type
USB 2.0 Controller
Interface
Parallel/Serial
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1362EE
Manufacturer:
ON
Quantity:
7
Part Number:
ISP1362EE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1362EE-S
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1362EE/01
Manufacturer:
KAWASAKI
Quantity:
1 200
Part Number:
ISP1362EE/01
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
ISP1362EEUM
Manufacturer:
IDT
Quantity:
300
Part Number:
ISP1362EEUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
Table 117. DcInterruptEnable register: bit allocation
ISP1362_5
Product data sheet
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
reserved
IEP14
IEP6
R/W
R/W
31
23
15
0
0
7
-
-
-
-
The command accesses the DcInterruptEnable register, which consists of 4 bytes. The bit
allocation is given in
Code (Hex): C2/C3 — write or read DcInterruptEnable register
Transaction — write or read 4 bytes (code or data)
Table 118. DcInterruptEnable register: bit description
Bit
31 to 24
23 to 10
9
8
7
6
5
4
3
SP_IEEOT
IEP13
IEP5
R/W
R/W
R/W
30
22
14
0
0
6
0
-
-
Symbol
-
IEP14 to IEP1
IEP0IN
IEP0OUT
-
SP_IEEOT
IEPSOF
IESOF
IEEOT
IEPSOF
IEP12
IEP4
R/W
R/W
R/W
29
21
13
0
0
5
0
-
-
Table
Rev. 05 — 8 May 2007
Description
reserved; must write logic 0
Logic 1 enables interrupts from the indicated endpoint. Logic 0
disables interrupts from the indicated endpoint.
Logic 1 enables interrupts from the control IN endpoint. Logic 0
disables interrupts from the control IN endpoint.
Logic 1 enables interrupts from the control OUT endpoint. Logic 0
disables interrupts from the control OUT endpoint.
reserved
Logic 1 enables interrupt on detecting a short packet. Logic 0
disables interrupt.
Logic 1 enables 1 ms interrupts on detecting pseudo SOF. Logic 0
disables interrupts.
Logic 1 enables interrupt on the SOF detection. Logic 0 disables
interrupt.
Logic 1 enables interrupt on the EOT detection. Logic 0 disables
interrupt.
117.
IESOF
IEP11
IEP3
R/W
R/W
R/W
28
20
12
0
0
4
0
-
-
reserved
IEEOT
IEP10
IEP2
R/W
R/W
R/W
27
19
11
0
0
3
0
-
-
IESUSP
Single-chip USB OTG Controller
IEP9
IEP1
R/W
R/W
R/W
26
18
10
0
0
2
0
-
-
IERESM
IEP0IN
IEP8
R/W
R/W
R/W
25
17
0
9
0
1
0
-
-
© NXP B.V. 2007. All rights reserved.
ISP1362
IEP0OUT
IERST
112 of 152
IEP7
R/W
R/W
R/W
24
16
0
8
0
0
0
-
-

Related parts for ISP1362EE