ISP1362EE ST-Ericsson Inc, ISP1362EE Datasheet - Page 53

• Manufacturer Part Number: ISP1362EE
• Description: IC USB CTRL SNGL CHIP 64TFBGA
• Manufacturer: ST-Ericsson Inc

Specifications of ISP1362EE

• Controller Type: USB 2.0 Controller
• Interface: Parallel/Serial
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-TFBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -

NXP Semiconductors
Table 14.
[1]
[2]
[3]
ISP1362_5
Product data sheet
Endpoint
identifier
0
0
1 to 14
The total amount of the buffer memory storage allocated to enabled endpoints must not exceed 2462 bytes.
IN: input for the USB host (Peripheral Controller transmits); OUT: output from the USB host (Peripheral Controller receives).
The data flow direction is determined by the EPDIR bit of the DcEndpointConfiguration register.
Endpoint access and programmability
12.3.1 Endpoints with programmable buffer memory size
12.3.2 Endpoint access
12.3.3 Endpoint buffer memory size
12.3 Endpoint description
Buffer memory size
(bytes)
64 (fixed)
64 (fixed)
programmable
[1]
Each USB device is logically composed of several independent endpoints. An endpoint
acts as a terminus of a communication flow between the USB host and the USB device. At
design time, each endpoint is assigned a unique number (endpoint identifier, see
Table
the endpoint number, and the transfer direction allows each endpoint to be uniquely
referenced.
The Peripheral Controller has 16 endpoints: endpoint 0 (control IN and OUT) and 14
configurable endpoints, which can individually be defined as interrupt, bulk or
isochronous: IN or OUT. Each enabled endpoint has an associated buffer memory, which
can be accessed either by using programmed I/O interface mode or by using DMA mode.
Table 14
mode access. Endpoints 1 to 14 also support DMA mode access. The Peripheral
Controller buffer memory DMA access is selected and enabled using bits EPIDX[3:0] and
DMAEN of the DcDMAConfiguration register. A detailed description of the Peripheral
Controller DMA operation is given in
The size of the buffer memory determines the maximum packet size that the hardware
can support for a given endpoint. Only enabled endpoints are allocated space in the
shared buffer memory storage, disabled endpoints have zero bytes.
programmable buffer memory sizes.
The following bits of the DcEndpointConfiguration register (ECR) affect the buffer memory
allocation:
Remark: A register change that affects the allocation of the shared buffer memory storage
among endpoints must not be made while valid data is present in any buffer memory of
the enabled endpoints. Such changes renders all buffer memory contents undefined.
•
•
•
Endpoint enable bit (FIFOEN)
Size bits of an enabled endpoint (FFOSZ[3:0])
Isochronous bit of an enabled endpoint (FFOISO)
14). The combination of the device address (given by the host during enumeration),
lists the endpoint access modes and programmability. All endpoints support I/O
Double
buffering
no
no
supported
Rev. 05 — 8 May 2007
PIO mode
access
yes
yes
supported
Section
12.4.
DMA mode
access
no
no
supported
Single-chip USB OTG Controller
Endpoint type
control OUT
control IN
programmable
Table 15
© NXP B.V. 2007. All rights reserved.
ISP1362
[2][3]
[2][3]
lists the
52 of 152