TMPM333FDFG Toshiba, TMPM333FDFG Datasheet - Page 389

• Manufacturer Part Number: TMPM333FDFG
• Description: Microcontrollers (MCU) MCU w/ ARM Cortex-M3 512K FLASH, 32K SRAM
• Manufacturer: Toshiba

Specifications of TMPM333FDFG

• Processor Series: TX03
• Core: ARM Cortex M3
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Product Summaries: Summary
• Lead Free: Yes
• Rohs Compatible Product(s): Available
• Rom (kbytes): 512K
• Rom Type: Flash
• Ram (kbytes): 32K
• Number Of Pins: 100
• Package: LQFP(14×14)
• Vcc: 3V
• Cpu Mhz: 40
• Ssp (ch) Spi: -
• I2c/sio (ch): 3
• Uart/sio (ch): 3
• Usb: -
• Can: -
• Ethernet: -
• External Bus Interface: -
• Cs/wait Controller (ch): -
• Dma Controller: -
• 10-bit Da Converter: -
• 10-bit Ad Converter: 12
• 12-bit Ad Converter: -
• 16-bit Timer / Counter: 10
• Motor / Igbt Control: -
• Real Time Clock: 1
• Watchdog Timer: Y
• Osc Freq Detect: -
• Clock Gear: Y
• Low-power Hold Function: -
• Remote Control Interface: -
• Hardware Cec Controller: -
• Comparators: -
• Low-voltage Detector: -
• Etm Hardware Trace: 4-bit
• Lead Free Status / Rohs Status: Details

15.2.1
oscillator has been stabilized, and that the RESET input is held at "0" for a minimum duration of 12 system clocks
(0.3 μs with 40MHz operation; the "1/1" clock gear mode is applied after reset).
Note 1: Regarding power-on reset of devices with internal flash memory; for devices with internal flash
Note 2: While flash auto programming or deletion is in progress, at least 0.5 microseconds of reset period is
To reset the device, ensure that the power supply voltage is within the operating voltage range, that the internal
Reset Operation
memory, it is necessary to apply "0" to the RESET inputs upon power on for a minimum duration of
700 microseconds regardless of the operating frequency.
required regardless of the system clock frequency. In this condition, it takes approx. 2 ms to enable
reading after reset.
Page 369
TMPM333FDFG/FYFG/FWFG