tmp1941af TOSHIBA Semiconductor CORPORATION, tmp1941af Datasheet - Page 148

• Manufacturer Part Number: tmp1941af
• Description: 32-bit Tx System Risc
• Manufacturer: TOSHIBA Semiconductor CORPORATION

10.6 Programming Example
to the on-chip RAM. The assumptions are as follows:
channel.
The following illustrates the programming required to transfer data from an SIO receive buffer (SCnBUF)
DMA channel 0 is used for the transfer. The SIO1 receive interrupt is used as a trigger to start the DMA
DMAC Settings:
SIO Settings:
DMA channel 0 settings:
SIO channel 1 settings:
•
•
•
•
•
•
•
DCR
IMCFL ←
INTCLR ←
DTCR0 ←
SAR0
DAR0
BCR0
CCR0
IMCCH
INTCLR ← 0x32
SC1MOD0 ← 0x09
SC1CR
BR1CR
SC1MOD0 ← 0x29
DMA channel used: Channel 0
Source address: SC1BUF
Destination address: 0xFFFF_9800 (physical address)
Number of bytes transferred: 256
Data format: 8 bits, UART
SIO channel used: Channel 1
Transfer rate: 9600 bps
(Contents) 31
←
←
←
←
←
← 31
← 0x00
← 0x1d
0x8000_0000
15
xxxx, xxxx, xx10, x100
0x3c
0x0000_0000
0xFFFF_F208
0xFFFF_9800
0x0000_00FF
0x80c0_5b0f
xxxx, xxxx, xx11, 1000
15
1 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0
0 1 0 1 1 x 1 1 x 0 0 0 1 1 1 1
27
11
7
TMP1941AF-108
23
16
7
0
/* Bit positions */
/* Use INTRX1 as a DMA trigger and select DMA ch. 0 * /
/* IVR[9:4]; clear INTRX1 * /
/* UART mode, 8-bit data format, baud rate generator * /
/* @fc = 32 MHz (approx. 9615 bps) */
/* Enable receiver * /
/* Reset DMAC * /
/* Bit positions */
/* Interrupt level = 4 (arbitrary) * /
/*IVR[9:4]; clear INTDMA0 * /
/* DACM = 000 * /
/* SACM = 000 * /
/* Physical address of SC1BUF */
/* Physical address of destination */
/* 256 (Number of bytes to be transferred) */
19
3
TMP1941AF
2003-03-27