r8a77850anbg Renesas Electronics Corporation., r8a77850anbg Datasheet - Page 1081

• Manufacturer Part Number: r8a77850anbg
• Description: Renesas 32-bit Risc Microcomputer Superh? Risc Engine Family
• Manufacturer: Renesas Electronics Corporation.

21.3.6
SCSCR is a register used to enable/disable transmission/reception by SCIF, serial clock output,
interrupt requests, and to select transmission/reception clock source for the SCIF.
SCSCR can always be read from and written to by the CPU.
Initial value:
Bit
15 to 8
7
R/W:
BIt:
Serial Control Register (SCSCR)
Bit Name
—
TIE
15
⎯
R
0
14
⎯
R
0
13
⎯
R
0
Initial
Value
All 0
0
12
⎯
R
0
11
⎯
R
0
R/W
R
R/W
10
⎯
R
0
Description
Reserved
These bits are always read as 0. The write value
should always be 0.
Transmit Interrupt Enable
Enables or disables transmit-FIFO-data-empty interrupt
(TXI) request generation when serial transmit data is
transferred from SCFTDR to SCTSR, the number of
data bytes in SCFTDR falls to or below the transmit
trigger setting count, and the TDFE flag in SCFSR is
set to 1.
TXI interrupt requests can be released by the following
methods: Either by reading 1 from the TDFE flag in
SCFSR, writing transmit data exceeding the transmit
trigger setting count to SCFTDR and then clearing the
TDFE flag in SCFSR to 0, or by clearing the TIE bit to
0.
0: Transmit-FIFO-data-empty interrupt (TXI) request
1: Transmit-FIFO-data-empty interrupt (TXI) request
⎯
disabled
enabled
R
9
0
21. Serial Communication Interface with FIFO (SCIF)
⎯
R
8
0
R/W
TIE
7
0
Rev.1.00 Jan. 10, 2008 Page 1051 of 1658
R/W
RIE
6
0
R/W
TE
5
0
R/W
RE
4
0
REIE
R/W
3
0
REJ09B0261-0100
⎯
R
2
0
CKE1
R/W
1
0
CKE0
R/W
0
0