TE28F640J3D75

Manufacturer Part NumberTE28F640J3D75
ManufacturerIntel
TE28F640J3D75 datasheet
 


Specifications of TE28F640J3D75

Cell TypeNORDensity64Mb
Access Time (max)75nsInterface TypeParallel
Boot TypeNot RequiredAddress Bus23/22Bit
Operating Supply Voltage (typ)3/3.3VSync/asyncAsynchronous
Package TypeTSOPProgram/erase Volt (typ)2.7 to 3.6V
Operating Temp Range-40C to 85COperating Temperature ClassificationIndustrial
Operating Supply Voltage (min)2.7VOperating Supply Voltage (max)3.6V
Word Size8/16BitNumber Of Words8M/4Mword
MountingSurface MountPin Count56
Lead Free Status / Rohs StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 41/68

Download datasheet (911Kb)Embed
PrevNext
Numonyx™ Embedded Flash Memory (J3 v. D)
Standby power levels are not be realized until the block-erase operation has finished.
Also, asserting RP# aborts the block-erase operation, and array contents at the
addressed location are indeterminate. The addressed block should be erased before
programming within the block is attempted.
9.5
Suspend and Resume
An erase or programming operation can be suspended to perform other operations, and
then subsequently resumed.
cycles.
Note:
All erase and programming operations require the addressed block to remain unlocked
with a valid voltage applied to VPEN throughout the suspend operation. Otherwise, the
block-erase or programming operation will abort, setting the appropriate Status
Register error bit(s). Also, asserting RP# aborts suspended block-erase and
programming operations, rendering array contents at the addressed location(s)
indeterminate.
Table 23: Suspend and Resume Command Bus-Cycles
Command
Suspend
Resume
In case of 256 Mb device (2x128), the command should be issued to the base address of the die
To suspend an on-going erase or program operation, issue the Suspend command to
any device address. The program or erase operation suspends at pre-determined points
during the operation after a delay of t
mode) goes high, SR[7,6] = 1 (erase-suspend) or SR[7,2] = 1 (program-suspend).
Note:
Issuing the Suspend command does not change the read mode of the device. The
device will be in Read Status Register mode from when the erase or program command
was first issued, unless the read mode was changed prior to issuing the Suspend
command.
Not all commands are allowed when the device is suspended.
device commands are allowed during Program Suspend or Erase Suspend.
Table 24: Valid Commands During Suspend (Sheet 1 of 2)
Device Command
STS Configuration
Read Array
Read Status Register
Clear Status Register
Read Device Information
CFI Query
Word Program
Buffered Program
Block Erase
Program Suspend
November 2007
308551-05
Table 23
shows the Suspend and Resume command bus-
Setup Write Cycle
Address Bus
Data Bus
Device Address
00B0h
Device Address
00D0h
. Suspend is achieved whenSTS (in RY/BY#
SUSP
Program Suspend
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Confirm Write Cycle
Address Bus
Data Bus
---
---
---
---
Table 24
shows which
Erase Suspend
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Allowed
Not Allowed
Allowed
Datasheet
41