TE28F640J3D75

Manufacturer Part NumberTE28F640J3D75
ManufacturerIntel
TE28F640J3D75 datasheet
 


Specifications of TE28F640J3D75

Cell TypeNORDensity64Mb
Access Time (max)75nsInterface TypeParallel
Boot TypeNot RequiredAddress Bus23/22Bit
Operating Supply Voltage (typ)3/3.3VSync/asyncAsynchronous
Package TypeTSOPProgram/erase Volt (typ)2.7 to 3.6V
Operating Temp Range-40C to 85COperating Temperature ClassificationIndustrial
Operating Supply Voltage (min)2.7VOperating Supply Voltage (max)3.6V
Word Size8/16BitNumber Of Words8M/4Mword
MountingSurface MountPin Count56
Lead Free Status / Rohs StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 36/68

Download datasheet (911Kb)Embed
PrevNext
9.0
Flash Operations
This section describes the operational features of flash memory. Operations are
command-based, wherein command codes are first issued to the device, then the
device performs the desired operation. All command codes are issued to the device
using bus-write cycles. A complete list of available command codes can be found in
Section 10.0, “Device Command Codes” on page
9.1
Status Register
The Status Register (SR) is an 8-bit, read-only register that indicates device status and
operation errors. To read the Status Register, issue the Read Status Register command.
Subsequent reads output Status Register information on DQ[7:0], and 00h on
DQ[15:8].
SR status bits are set and cleared by the device. SR error bits are set by the device, but
must be cleared using the Clear Status Register command. Upon power-up or exit from
reset, the Status Register defaults to 80h. Page-mode reads are not supported in this
read mode. Status Register contents are latched on the falling edge of OE# or the first
edge of CEx that enables the device. OE# must toggle to V
disabled before further reads to update the Status Register latch. The Read Status
Register command functions independently of V
Table 19: Status Register Bit Definitions
Status Register (SR)
Erase
Ready
Erase
Suspend
Status
Error
Status
7
6
5
Bit
Name
7
Ready Status
6
Erase Suspend Status
5
Erase Error
Command
Sequence
Program
Error
4
Error
3
Error
2
Program Suspend Status
1
Block-Locked Error
0
Datasheet
36
Numonyx™ Embedded Flash Memory (J3 v. D)
47.
PEN
Program/
Program
Program
Erase
Suspend
Error
Voltage
Status
Error
4
3
2
Description
0 = Device is busy; SR[6:] are invalid (Not driven);
1 = Device is ready; SR[6:0] are valid.
0 = Erase suspend not in effect.
1 = Erase suspend in effect.
SR5 SR4
0
0
= Program or erase operation successful.
0
1
= Program error - operation aborted.
1
0
= Erase error - operation aborted.
1
1
= Command sequence error - command aborted.
0 =
within acceptable limits during program or erase operation.
1 =
not within acceptable limits during program or erase operation. Operation
aborted.
0 = Program suspend not in effect.
1 = Program suspend in effect.
0 = Block NOT locked during program or erase - operation successful.
1 = Block locked during program or erase - operation aborted.
or the device must be
IH
voltage.
Default Value = 80h
Block-Locked
Error
1
0
November 2007
308551-05